MASSACHUSETTS INSTITUTE OF TECHNOLOGY LINCOLN LABORATORY

TX-2 TECHNICAL MANUAL

LINCOLN MANUAL NO. 44

Volume 3

JULY 1961

The work reported in this document was performed at Lincoln Laboratory, a center for research operated by Massachusetts Institute of Technology, with the joint support of the U.S. Army, Navy and Air Force under Air Force Contract AF 19 (604)-7400.

TX-2 TECHNICAL MANUAL TABLE OF CONTENTS

VOLUME I

CHAPTER 1	INTRODUCTORY DESCRIPTION
CHAPTER 2	FUNCTIONAL DESCRIPTION OF TX-2
CHAPTER 3	CIRCUIT LOGIC ELEMENTS
CHAPTER 4	MEMORIES
CHAPTER 5	TIMING AND CONTROL
CHAPTER 6	FUNCTIONAL ORGANIZATION OF THE CONTROL ELEMENT
CHAPTER 7	OPERATION CODES

VOLUME II

CHAPTER 8	PULSE AND LEVEL NOTATION
CHAPTER 9	COMPUTER DYNAMICS
CHAPTER 10	CONTROL ELEMENT
CHAPTER 11	MEMORY ELEMENT
CHAPTER 12	PROGRAM ELEMENT
CHAPTER 13	EXCHANGE ELEMENT
CHAPTER 14	ARITHMETIC ELEMENT
CHAPTER 15	IN-OUT ELEMENT

VOLUME III

CHAPTER 16 TIMING CHARTS

CHAPTER 16 TIMING CHARTS

TABLE OF CONTENTS

```
16-1 GENERAL INTRODUCTION
16-2 START-STOP CYCLES
      16-2.1 INTRODUCTION
      16-2.2 SSC (START-STOP CONTROL)
      16-2.3 ADK (ALARM DELAY COUNTER)
16-3 SPECIAL CONTROL CYCLES
      16-3.1 INTRODUCTION
      16-3.2 CSK (CHANGE OF SEQUENCE COUNTER)
       16-3.3 FK (F MEMORY COUNTER)
      16-3.4 XWK (X MEMORY WRITE COUNTER)
16-4 PK-QK MEMORY CYCLES
      16-4.1 INTRODUCTION
      16-4.2 PK CYCLES
               16-4.2.1 INTRODUCTION
               16-4.2.2 PK TIME CHART
               16-4.2.3 MISCELLANEOUS CONTROLS
               16-4.2.4 BASIC PK CYCLES
                                INSTRUCTION WORD CYCLE (NO DEFERRED ADDRESSING)
                                INSTRUCTION WORD CYCLE (DEFERRED ADDRESS)
                                INTERMEDIATE DEFERRED ADDRESS CYCLE
                                ULTIMATE DEFERRED CYCLE
               16-4.2.5 MEMORY CYCLES
                                S MEMORY CYCLE (PKM<sup>S</sup>)
                                T AND U MEMORY CYCLES (PKM^{\mathrm{T}} AND PKM^{\mathrm{U}})
                                V_{\overline{\mu}\overline{\nu}} MEMORY CYCLE (PKM^{V}FF)
                                V_{\overline{FF}} MEMORY CYCLE (PKMV_{\overline{FF}})
      16-4.3 QK CYCLES
               16-4.3.1 INTRODUCTION
               16-4.3.2 BASIC QK CYCLES
               16-4.3.3 MEMORY CYCLES
                                S MEMORY CYCLE (QKM<sup>S</sup>)
                                T AND U MEMORY CYCLES (QKM^{\mathrm{T}} AND QKM^{\mathrm{U}})
                                V_{FF} MEMORY CYCLE (PKM^{V}FF)
                                V MEMORY CYCLE (PKM FF)
16-5 PK-QK INSTRUCTION CYCLES
      16-5.1 INTRODUCTION
               OPR (04)
                       IOS
                       AOP
               JMP (05)
```

```
JPX (06)
             JNX (07)
             AUX (10)
             RSX (11)
             SKX (12)
             EXX (14)
             ADX (15)
             DPX (16)
              SKM (17)
              LDE (20)
              SPF (21)
              SPG (22)
              LDA (24), LDB (25), LDC (26), LDD (27)
              STE (30)
              FLF (31)
              FLG (32)
              STA (34), STB (35), STC (36), STD (37)
              ITE (40)
              ITA (41)
              UNA (42)
              SED (43)
              JOV (44)
              JPA (46)
              JNA (47)
              EXA (54)
              INS (55)
              COM (56)
              TSD (57)
16-6 PK-QK-AK INSTRUCTION CYCLES
      16-6.1 INTRODUCTION
              CYA (60), CYB (61), CAB (62), SCA (70), SCB (71), SAB (72)
              NOA (64), NAB (66)
              DSA (65)
              ADD (67), SUB (77)
              TLY (74)
              DIV (75)
              MUL (76)
```

CHAPTER 16 TIMING CHARTS

16-1 GENERAL INTRODUCTION

This chapter is a compilation of all the computer timing charts. The pulse and level notation used on these charts is described in Chapter 8. The timing charts vary in format and content, but generally they are arranged to show the events initiated by the various counter time levels. To facilitate their use, the charts have been arranged in the following groupings:

```
START-STOP CYCLE
     ADK (Alarm Delay Counter)
     SSC (Start-Stop Control)
SPECIAL CONTROL CYCLES
     CSK (Change of Sequence Counter)
     FK (F Memory Counter)
     XWK (X Memory Write Counter)
PK-QK MEMORY CYCLES
     PK (PKM^{
m S}, PKM^{
m T}, PKM^{
m U}, PKM_{
m VFF} and PKM_{
m \overline{VFF}})
     PK-QK INSTRUCTION CYCLES
     OPRIOS
                      EXX
                                    STE
                                                    JOV
     \mathsf{OPR}^\mathsf{AE}
                      ADX
                                    FLF
                                                    JPA
     JMP
                      DPX
                                    FLG
                                                    JNA
     JPX
                      SKM
                                    ST-
                                                   EXA
     JNX
                      LDE
                                    ITE
                                                    INS
     AUX
                      SPF
                                    ITA
                                                   COM
     RSX
                      SPG
                                    UNA
                                                   TSD
     SKX
                      LD-
                                    SED
PK-QK-AK INSTRUCTION CYCLES
     CY-, SC-
                      MUL
                                    DSA
                                                   ADD, SUB
     DIV
                      NO-
                                    TLY
```

Generally it is necessary to examine one or more charts from each of the above groups in order to see the overall activity taking place in the execution of an instruction. For example, suppose a LDA is executed. First the PK Memory Timing Chart is examined to determine the events taking place during the instruction memory cycle. Since XWK is started during the PK memory cycle, the XWK timing chart is also examined. Next the QK Memory Timing Chart is examined to determine the events taking place during the operand

memory cycle. Since FK is started during the QK Memory cycle, the FK timing chart is also investigated. The operand instruction logic (as distinct from the operand memory logic) is found on the LDA Instruction Timing Chart. This too is examined. In this way a composite picture of the activity taking place during a LDA is obtained.

A brief description of the significance of the logic found on the timing charts accompanies each timing chart. In the case of the Instruction Timing Charts, the description has been supplemented with diagrams showing the significant data transfers, logic nets, etc. Some of the Instruction Timing Charts have also been illustrated with specific numerical examples. The intent is to bring out the general and special features of each counter and OP code.

16-1-2

March 1961

16-2 START-STOP CYCLE

16-2.1 INTRODUCTION

There are two closely integrated systems that influence the starting and stopping of the computer. These are the start-stop control system and the alarm processing system.

The start-stop control system is basically a complex synchronizer for the start-stop console pushbuttons. The heart of the alarm processing system is the ADK counter. ADK time levels are also used in the start-stop control system.

These two systems individually and jointly generate control levels which become inputs to the Control Element. The Control Element then directly controls the starting and stopping of the computer.

16-2.2 START STOP CONTROL

The computer can operate in any one of three push button modes:

- 1) Low speed repeat (LSR¹)
- 2) Low speed push button (LSPB1)
- 3) Hi speed (LSR 0 · LSPB 0 = hi speed)

The effect of depressing the START button depends on which of the three push button modes the computer is operating in and the condition of the alarm system. However, the effect of depressing the STOP button is always the same, i.e., it is independent of the push button mode.

Start. Pressing the START button sets the START flip-flop in the START synchronizer and the STOP flip-flop in the STOP synchronizer. The next alpha (α) pulse, after these flip-flops are set, sets the START2 flip-flop to ONE. START2 enters as a factor in all the interlock start conditions, i.e., in the PI START1, PI START2, QI START and CSI START1 levels. The following alpha pulse (the pulse after the one which set START2) clears the STOP2 flip-flop if the computer is not in the low speed repeat mode, i.e., if LSR0. If the computer is in the low speed repeat mode (LSR1), then the STOP2 flip-flop is cleared by LSO. STOP2 clears all the stop flip-flops, i.e., PKS1 PKS2, QKS and CSKS. These stop flip-flops enter into the interlock start conditions, i.e., PKS1 is a factor in the PI START1 level, etc. PKS2, QKS3, CSKS0 and START2 represent essentially all the control levels going to the Control Element from the start stop system.

Note that when $START_2^0$, the STOP IO Unit level is generated. This level stops all free-running IO Units.

Stop. Pressing the stop button clears the $START_1$ flip-flop. (START_1 is also cleared by the occurrence of a SYNC alarm or an AL level when the AUTO START switch is turned on). The $START_2$ flip-flop is cleared by either $START_1^0$ or AL. $START_2^0$ immediately turns off all the interlock start levels.

If the computer is in either of the low speed modes, the STOP₂ flip-flop is set 0.4 microsecond after it is cleared. When STOP₂, the stop switches on the console, i.e., STOP ON CSK, STOP ON QK, etc., are used to set the stop flip-flops, i.e., PKS₂, etc. In this way, only the interlock start levels selected by the console switches are turned off. The computer now stops only when it needs one of the selected levels in order to proceed.

If the computer is in the low speed push button mode (LSPB), the START button must be depressed in order for the computer to proceed, because in this case the START button clears STOP_o.

16-2.3 ADK (ALARM DELAY COUNTER)

ADK controls the alarm processing system. One of its major functions is to convert asynchronous inputs into synchronous alarm control levels which can be used by the central computer.

ADK is a modified two stage Gray code counter. It is modified in the sense that two delay units $(ALD_1$ and ALD_2) are an integral part of the counter's logical circuitry.

The counter starts only when an unsuppressed alarm occurs or when the SYNC SYSTEM STOP level is generated. Such an occurrence, as indicated by the presence of the AL level, triggers the ALD_{1} delay unit. ALD_{1}^{1} in turn places the counter in the Ol state. The counter stays in this state until ALD_{1} times out synchronously. During this period a level is generated for the CHIME ON UNSUPPRESSED ALARMS.

At the end of the period (ALD_1^O) , the counter goes into state 11 and ALD_2 is triggered. During this delay a preset level for the Control Element ($\frac{PRESET}{}$ CE) is generated if the AUTO START and PASOFA (Preset And Start Over After Alarm) switches are on. The flag in sequence OO is also raised if the PASOFA switch is on.

After the delay is over (ALD_2^0) , the counter will remain in state 11 unless the AUTO START switch is turned on or until the CLEAR UNSUPPRESSED ALARMS push button is depressed (CA_1^1) . From state 11 the counter proceeds to state 10 at which time all the unsuppressed alarms are cleared.

Pressing the START button has no effect unless ADK is in state 00. If an unsuppressed alarm has occurred and the AUTO START switch is <u>not</u> on, then ADK remains in state 03 until the CLEAR UNSUPPRESSED ALARM button is pushed. Note that the CALACO button first clears the unsuppressed alarms and then generates a START pulse.

ADK

ADK ₂	ALD	ADV	TALD	TTME			LAY COUNTER	
				TIME	START START			रा, .
0	0	0	0	NOTE#1	AL	>	LI ALD,	
0	0	0	1	.4μs	ALD¦	D .	L'_ADK,	
0	0	ı	ı	7ms	ALD,	>	LO_ALD,	NO CHIME ON ALARMSUSUP > CHIME ON ALARMSUS
0	٥	1	0	·4µs	ALD, · · · · · · · · · · · · · · · · · · ·	⊃	LI_ADK2, LI_ALD2	IPB Clear Alarmsusup > LI CUA
1	1	1	0	55ms		ה ה	SYN, (STARTOVER SEA.)	
					2	>	LO_ALD2	PB Clear Alarmsusup > LI CUA
	0		0	NOTE 3	CUA' + AUTO-START · · · ·		Lo_ADK,	
ţ	٥	0	0	.4µs	OCSAL SUP PSAL SUP QSAL SUP MPAL SUP NPAL SUP XPAL SUP FPAL SUP TOSAL SUP MISALSUP	0 0 0 0 0 0		
		<u> </u>			O ADK , LO CUA			
0	0	0	0	NOTE 1				
z. :	ADI IN ST THE IS INI AL SI	ATE OGE INDES	(ING OF	FADK THE TE UTO-	OCSAL' OCSALsup PSAL' PSALsup QSAL' QSALsup MPAL' MPALsup NPAL' NPALsup XPAL' XPALSup FPAL' FPALsup IOSAL' IOSALsup MISAL' MISALsup MOUSETRAP'		AL AL AL	.EAR SUPPRESSED ALARMS DELAY: DE.≈100µs
	TIME ON TH OF CUA ALARM	E MAN	ual se The cl	TTING .EAR	CSAD' OCSAL SUP CSAD' PSAL SUP CSAD' QSAL SUP CSAD' MPAL SUP CSAD' NPAL SUP CSAD' XPAL SUP CSAD' FPAL SUP CSAD' IOSAL SUP CSAD' MISAL SUP CSAD' MISAL SUP CPB Preset [PB Clear Alarms usup		LO_OCSAL LO_PSAL LO_QSAL LO_MPAL LO_NPAL LO_XPAL LO_FPAL LO_IOSAL LO_MISAL LO_TSAL, LO_USA LO_SYAL	L, LO_MOUSETRAP
CAL.	0FA = ACO =	= PRE = <u> PB</u> = <u> PB</u>	SET AN Clear A	D START larmssup PB	SYD' SED ALARMS OVER AFTER ALARM • [PB Clear Alarmsusup] Clear Alarmssup] • [PB Clear	(PB		· [PB Startover [PB Start

16-3 SPECIAL CONTROL CYCLES

16-3.1 INTRODUCTION

The timing charts in this section cover the events initiated by three special purpose counters. These counters are CSK, FK and XWK.

The FK and XWK counters control the F and X Memory systems, respectively. FK controls the read-write process in the F Memory, while XWK controls the write process in the X Memory (the read process is controlled by PK and CSK time levels). By having these processes controlled by independent counters, it is possible to initiate the processes at several different PK, QK and CSK times. Normally the XWK counter is started in $PK^{1\downarrow\alpha}$ and FK in $QK^{OO\alpha}$.

The CSK counter has a double function. It controls the events that occur during a change of sequence, and is also used as a delay synchronization counter in the PK waiting states.

16-3.2 CSK (CHANGE OF SEQUENCE COUNTER)

CSK is a modified four stage counter. It counts in states 00 through 07, when $\text{CSK}_{4}^{\text{O}}$ and in states 08 through 11, when $\text{CSK}_{4}^{\text{l}}$. In the first instance, CSK is interpreted as the change of sequence counter (CSK); and in the second instance, as the delay synchronization counter (DSK).

CSK cannot start unless the CSI START condition is generated. On the other hand, DSK cannot count (assuming $CSK_{\frac{1}{4}}$ and PK is in one of the waiting states, i.e., PK^{00} , PK^{02} or PK^{23}) unless XWK is in its 00 resting state.

- 1) If the selected register is number 00, then a ZERO is placed in X and the contents of TSP is placed in $N_{2,1}$. XAS is cleared in this case so that the X Adder (XA) contains the content of $N_{2,1}$, i.e., TSP.
- 2) If the selected register is <u>not</u> register number 00, XAS is set and the content of the selected X Memory register is then read into X. Since $\mathbb{N}_{2,1}$ was previously cleared, the sum formed in the X Adder is just the content of X.

In either case, the X Adder contains the value of the new program counter. The contents of K and N_j, representing the numbers of the old and new program counters, respectively, are saved in E. In CSK^{O3}, the content of K and N_j are interchanged. The flag of the Trapping Sequence is also raised at this time if the 2.9 bit of the new program counter is a ONE and the mode of the Trapping Sequence asks for this information. In CSK^{O4 α}, the value of the new program counter is copied into P, while simultaneously the value of the old program counter is copied into both X and E_{2.1}.

The value of the old program counter (now in X) is stored in the X Memory register specified by N $_{j}$ (N $_{j}$ now contains the address of the old program counter) by starting the XWK counter in CSK $^{04\alpha}$. X is also cleared at this time.

PI_3 is cleared in CSK $^{04\alpha}$, and in CSK $^{05\alpha}$ the flag of sequence number 00 is cleared if the new sequence <u>is</u> sequence number 00.

Finally in $\text{CSK}^{07\alpha}$ a certain amount of logic is performed which takes further into account the requirements of the Trapping Sequence. The information in E is placed in M. If a change to the Trapping Sequence has just occurred, because of a trap on the 2.9 bit of a program counter, the content of M is simultaneously placed in E. The content of M represents information left over from the previous CSK cycle. If the CSK cycle is one in which a trap on the 2.9 bit of the new program counter occurs, then this is indicated in $\text{CSK}^{07\alpha}$ by the SS^{CH} level and causes PI_3 to be set. The fact that PI_3 is set causes

March 1961 16-3-2

the current CSK cycle to be followed immediately by another CSK cycle.

<u>Delay Synchronization</u>. CSK_{l_1} is set whenever the computer is to wait in "limbo" for some interlock condition to change. In this case DSK simply counts from 08 through 11 repetitively. Finally the interlock change will occur and DSK¹¹ will sample the desired interlock conditions. At this time CSK_{l_1} is cleared and the counter goes into $CSK^{OO\alpha}$.

Each time DSK enters state 11, an IOI clock pulse is fired off (except when either \mathtt{CSK}_4 is being cleared or the QK cycle of a TSD is being performed).

In the PK^{OO} waiting state, DSK cycles until the flag of a sequence (of any priority) goes up. In the PK^{O2O} waiting state, DSK cycles until either the Arithmetic Element prediction net (AEI) indicates that the Arithmetic Element will soon be available or, if the previous instruction did not hold, until a sequence with a higher priority wants attention (PI^{AE} CH SEQ).

In the $PK^{23\alpha}$ waiting state, DSK cycles either until the PI^{WATT} level indicates the current instruction can proceed or until some other sequence requests attention via the PI^{LEAVE} SEQ level. Whether this other sequence is a sequence of any priority or one of a higher priority depends on whether the current instruction is a TSD or whether it is an instruction which does not hold, respectively.

```
CSK: CHANGE SEQUENCE COUNTER
          CSIstart . . . . . JC -j N3.6-3.1
  00 X
          CSI Start · · · · ⊃ CSK' +1 + CSK
                                LI_XR, LI_XB, LI_XAC
  0112
                                LO_E
                                LO N N Z , I
         XR (PLUS.06 µs DE.) . > LO_XR
         N.00 . . . . . . . . . .
                                TSP-1-N2,1 , LO XAS
         No + (Keby · XPSI) >
                                10-X, 11-Xp
         Nº0 . . . . . . .
                                LI_ XAS
  02/2
         \overline{N_{i}^{qo}} \cdot (\overline{K^{eqJ}} + XPS^{\circ}) > XM \xrightarrow{j} X_{p}
                                K-1-E4-6-4-1
                                N3.6-3.1 - E3.6-3.1
                                K-J-N3.6-3.1
                                N3.6-3.1 - K
  03/2
          TRAP SEQUENCE COMPUTER SYNC . TP1 . KD42 . X'2.9 > Iraise Flag 4260 (TRAP SEQ.)
                                LI XR, LI XB, LI XPS, Istart XWK
                                LO PI3
5
K 04×
                                XA-j-P
                                XPAL<sub>sup</sub> + XPAL°·· > P-j-X
                                               ( NOTE XPAL IS ALWAYS IS ALWAY "O" AT THIS TIME
         XPer . . . . > LI_XPAL
         XR'(PLUS.06 \mus DE.) . > LO XR
         KD00 · · · · ⊃ Idismiss FLAG
  05×
                                E 0,1 → M
         SSchreq . . . . D PI2, LO PI5, LI PI3

TRAP SEQUENCE COMPUTER SYNC . TP' . KD42 . X29 D M 0,1 E
   06 L
  07 L
                               (100 CSK)
             DSK: DELAY SYNCHRONIZER COUNTER
         SEE NOTES 1 $ 2
  08 2
                              NOTE 1: CSK4 · (PKOOX · PKOZX · PKOZX · PKOZX · YWKOO) > CSK+ 1 -- CSK
                              NOTE 2: CSK'_4 \cdot K'_{3,6} \rightarrow KD \neq K
         SEE NOTES 1 $ 2
  090
                              SSattreg = AT LEAST ONE FLAG IS UP OTHER THAN KDI. (SEE NOTE 2)
         SEE NOTES 1 & 2
  10 X
                              SSchreg = A FLAG OF HIGHER PRIORITY THAN KOT IS UP. (SEE NOTE 2)
         SEE NOTES 1 & 2
         [0 CSK4 · · · · · · ⊃ [08 CSK
         LO CSK4 · (QKIR+sd + QB°) · · > IOI CLOCK PULSE
         PKOOd · SSatt reg · (KDegJC + KDOO) > LI_PI,
         PKOOd . SSatt reg . . . . > Lo_ CSK4
         PKOZY · AEI · · · · · > LO_CSK4
  1112
         PKOZA - PIAEchseg. . . . . . D LO CSK4, LOO PK, LO PIZ, LI PI3, LO PI5
         DK534 . DImaif . . . . . . . D TO C2K4 , 154 DK
         PK234 . PIleare seq . . . . > Lo CSK4, Lo PK, Li PI,
         PK23a . PIleave seq . PKIRXM . . > Istart_XWK
 LIMBO = CSK4 · [CSK4 · (PKOOK · PKOZK · PKZZK · XWKOO)] = CSK4 · XWKOO · (PKOOK + PKOZK + PKZZK)
 CSI start = PK°004 . PI' . PI' . XW° . XB° . EB° . CSKS° . START 2
 PIAEchseg = AEI . SSattreg . PIQ
 PIleaue seg = PIAE Ch seg. [PKIRAE + (PKIRAK · XAAE)] + 55athreg · PKIRtsd · [IOCMBB + (QKIRtsd · QB')]
 PI wait = AEI .[PKIRAE + (PKIRQK . XAAE)] + PKIRTSd .[IOCMBB + (QKIRTSd . QB')]
                                                                   CA NORMAN 5-26-61
```

FK is used, in conjunction with a pulse delay line, to control the load and store processes involving the thin magnetic film F Memory. In these processes FK time levels (either directly or via a delay line) are used to control the E and QKIR_{CF} registers and the F Memory read-write process.

FK is used in this manner for two purposes:

- 1) To read a configuration word into QKIR_{CF} from the F Memory register. In this case FK runs from FK^{OO} to FK^{O2}. This occurs in all the operand type instructions (except the F Memory instructions themselves). In these instructions FK runs during the QK cycle. FK is also used to read out a configuration word during JPA, JNA and JOV. These are non-operand type instructions and FK runs in them during the PK cycle.
- 2) To execute the F Memory instructions themselves. In the case of FLF and FLG, FK reads out the content of the specified F Memory register(s) into the E register. Conversely, in the case of SPF and SPG the specified F register(s) are loaded from E. The execution logic of these instructions require that FK permute the content of E. (See discussion of FLF, FLG, SPF and SPG Instruction Time Charts.)

STARTING CONDITIONS. During most instructions FK is started at $QK^{OO\alpha}$ when QK starts. However, for the JA instructions and FLF and FLG, FK is started via the FI interlock and, in the case of SPF and SPG, FK is started in the QK cycle at $QK^{13\alpha}$. Note that, in the case of FLF, QK does not start until the QI^{START} condition is generated at $FK^{O2\alpha}$ when FI is set. Similarly, in the case of FLG, the QI^{START} condition is not generated until $FK^{O7\alpha}$.

DELAY LINE. FK initiates the F Memory read-write cycle by pulsing the F Memory delay lines in the even numbered FK states, excluding the terminal state of FK. Thus, when only one F Memory cycle is required, the delay line is pulsed only in FK^{OOC} , even though FK runs through states OO, Ol and O2. Similarly, is the case of SPG and FLG, the delay line is pulsed only four times, even though FK runs through states OO, Ol, O2, O3, O4, O5, O6, O7 and O8.

		FK COUNTER CONFIGL	JRATION MEMORY
C)	Start FK > PULSE DELAY LINE START FK > FK'+1 FK FC° > LO FW NOTE: FC ALWAYS ZERO FC' > LL FW	-12 -14 FC°+ PKIR ¹ f > LO_QKIR _c f
1	α B	PKIRf > E_4 \rightarrow E_3 , E_3 \rightarrow E_7 , E_2 \rightarrow E_1 PKIRf > E_1 \rightarrow E_4 PKIRf > QKIRcf \rightarrow E_4	-26 LI-FR 42 FC°>LI-FW; PKIRIF. PKIRIF > CFM + QKIRIF 44 PKIRIF. PKIRIF > E, QKIRIF 54 LO-FR; PKIRIF > LO-QKIRIF 64 FC° > LO-FW
2	д В	PKIRFF (FPOOL + FPAL SUP + PKIRFF) > PULSE DE LINE PKIRFF > E + FPAL PKIRFF > E + FKRJ4 > LI + FI PKIRFF > E + FKRJ4 > LI + FI PKIRFF > E + FKRJ4 > LI + FI PKIRFF > E + FKRJ4 > LI + FI	- 14 FC° + PKIRIF > L° - QKIRCF - 26 L' - FR 42 FC° > L' - FW; PKIRIF · PKIRIF > CFM + QKIRCF
3 F K 8°	a B	PKIR ^f \Rightarrow E ₄ \xrightarrow{j} E ₃ , E ₃ \xrightarrow{j} E ₂ , E ₂ \xrightarrow{j} E ₁ PKIR ^{sf} \Rightarrow QKIR _{cf} \xrightarrow{j} E ₄	44 PKIRIT. PKIRET > E, - QKIRET .54 LO_FR; PKIRET > LO_QKIRET .64 FC° > LO_FW
4		PKIR ^{ff} · (FP ^{odd} + FPAL _{SUP} + PKIR ^{od}) > PULSE DE LINE- PKIR ^{od} · FP ^{ev} > Li FPAL	.12 PKIRcf + 1 PKIRcf .14 FC° + PKIRIF = Lº QKIRcf .26 LI FR 42 FC° > LI FW; PKIRIF PKIRIF > CFM + QKIRcf
5	д В	PKIR ^f > $E_4 \rightarrow E_3$, $E_3 \rightarrow E_2$, $E_2 \rightarrow E_1$ PKIR ^f > $E_1 \rightarrow E_4$ PKIR ^{sf} > QKIR _{cf} $\rightarrow E_4$	PKIRIT PKIRET > E, - QKIRCT 154 LO FR; PKIRET > LO QKIRCT 164 FC° > LO FW
6	Д В	PKIRff · (FPiodd + FPALsup + PKIRct) > PULSE DE LINE- PKIRct · FPio > Li FPAL QKIRspa > Lo EB	IZ PKIRcf + 1 PKIRcf .14 FC° + PKIRIF > LO - QKIRcf .26 LL - FR .42 FC° > LL - FW; PKIRIF · PKIRCF > CFM+ QKIRcf
7	X B	PKIR ^{sf} \Rightarrow L1 FI L1 FK8 PKIR ^f \Rightarrow E ₄ \Rightarrow E ₃ , E ₃ \Rightarrow E ₂ , E ₂ \Rightarrow E ₁ PKIR ^{sf} \Rightarrow E ₁ \Rightarrow E ₄ PKIR ^{sf} \Rightarrow QKIR ^{cf} \Rightarrow E ₄	PKIRIF PKIROF > EI - QKIRCF .54 LOFR; PKIROF > LOFQKIRCF .64 FC° > LOFFW
₹ 0	PI P PI PI	PKIROF · FPON D LI FPAL LOFKS KIRIF = PKIR ^{3X} · PKIR ^{X2} KIRIF = PKIR ^{5Pf} + PKIR ^{5Pg} KIRFF = PKIR ^{5Pf} + PKIR ^{5Pg} KIRFF = PKIR ^{5Pf} + PKIR ^{5Pg} + PKIR ⁵ KIRFF = PKIR ^{5Pf} + PKIR ^{5Pg} + PKIR ⁵ KIRFF = PKIR ^{5Pf} + PKIR ⁵ KIRFF = PKIR ^{5Pf} + PKIR ⁵ KIRFF = PKIR ^{5Pf} + PKIR ⁵ MARGINE PKIR ⁵ PKIR ^{5Km} + QK ^{3X} AKIRFF = QK ⁰⁰ OISTON PKIRFF PKIR ^{5Km} + QK ^{3X}	(QKIR ^{spg} + QKIR ^{spf})+FI°.EB°. (PKIR ^{sf} + PKIR ^{ja})

16-3.4 XWK (X MEMORY WRITE COUNTER)

This counter controls the logic used in writing the content of the X register into the selected X Memory register. The counter does \underline{not} control the logic used in reading out the contents of a selected X Memory register into X. This is accomplished by the PK or CSK counters.

XWK sets the XW interlock to ONE in XWK $^{02\alpha}$. This turns the WRITE current on. The XB interlock is cleared to ZERO at XWK $^{02\alpha}$ indicating that the X register will in 1.6 microseconds no longer be "busy" (XB 0).

The XW interlock is cleared to ZERO in XWK $^{06\alpha}$. This turns the WRITE current off and effectively ends the X write cycle.

The conditions for starting XWK are discussed in detail in Chapter 10. The interlocking of XWK with other counters is also discussed in Chapter 9.

XWK

```
XWK: X MEMORY WRITE COUNTER
             XWK'+ 1-/- XWK
10012
             Istart_XWK > LI_XWK
01
             LI_XW
02 2
             LO_XB
03
05
            LO_XW
060
07
   Istart XWK
   PK 144 . (PKIRXM + PI2) .....
                                                                                                   Istart XWK
   PK234 . PKIRXM . CSKIId . PKIRleave sequence ...
                                                                                                   Islart XWK
   PK314 · PKIRXM · · · · ·
                                                                                                   Istart_XWK
  QK254 . QKIR14 . QKIRX .....
                                                                                                   Istart_XWK
  QK31d QKIR aux ....
                                                                                                   Istart_XWK
  PIAEchsel = AEI. SSchree . PI.
  PI leave seg = PIAEch seg . [PKIRAE + (PKIRQK . XAAE)] + SSattreg . PKIRtod . [IOCMBB + (QKIRtod .QB)]
   \begin{array}{lll} \mathsf{bKIK}_{\mathsf{ZW}} &=& \mathsf{bKIK}_{\mathsf{OX}}^{\mathsf{ob}} \cdot (\mathsf{bKIK}_{\mathsf{IMD}}^{\mathsf{ob}} \cdot \mathsf{bKIK}_{\mathsf{AL}}^{\mathsf{ob}}) = (\mathsf{JbX} + \mathsf{JNX} + {}_{\mathsf{xxxix}} \mathsf{JWb}) \\ & \mathsf{bKIK}_{\mathsf{DX}} &=& \mathsf{bKIK}_{\mathsf{OX}}^{\mathsf{ob}} \cdot (\mathsf{bKIK}_{\mathsf{ND}}^{\mathsf{ob}} \cdot \mathsf{bKIK}_{\mathsf{CD}}^{\mathsf{ob}}) = (\mathsf{JbX} + \mathsf{JNX} + {}_{\mathsf{xxxix}} \mathsf{JWb}) \\ \end{array} 
  QKIR^{X} = (QKIR_{op}^{iX} \cdot QKIR_{op}^{Xi}) + (QKIR_{op}^{iX} \cdot QKIR_{op_{i}}^{iX} \cdot QKIR_{op_{i}}^{op_{i}} \cdot QKIR_{op_{i}}^{op_{i}}) = (R5X + EXX + DPX)
```

16-4.1 INTRODUCTION

This section covers the PK and QK Memory Timing Charts. All of the instruction, deferred-address and operand read-write control is found on these charts. The charts also cover much of the interlock control, waiting state logic, In-Out control, alarm control, X Memory control and a variety of miscellaneous control logic.

The PK and QK Memory Timing Charts have very similar formats. All of the memory dependent logic is columnated by memory, e.g., all the S Memory dependent logic is found under PKM or QKM, depending on whether an instruction or deferred address word, or an operand word, respectively, is involved. (It is worth noting the similarity of the entries in the corresponding PKM and QKM columns.) A miscellaneous column is included on each chart, and also one or more columns are included showing the basic interlock control.

The PK Memory timing chart covers PK^{00} through PK^{2l_1} . The basic PKM cycle extends from PK^{00} through PK^{2l_2} and PK^{2l_1} are special time levels used to determine what activity will follow the current PK cycle.

The QK Memory timing chart covers QK^{OO} through QK^{31} . The basic QKM cycle extends from QK^{OO} through QK^{31} . The actual states used depend on the specific instruction. In some cases the basic cycle is extended to accomodate the needs of the instruction logic.

Note that $V_{\overline{FF}}$ is usually referred to as a toggle switch memory, even though it also contains plugboard and other memory registers.

- (STRUCTION WORD CYCLE (NO DEFERRED ADDRESSING)	MISCELLAN	LS	INSTRUCTION WORD CYCLE	(PI° · N'a)	INTERMENTATE N	ECERBED (ALI CIDA, DE	WITTMATE DEFENDED A	(CIE (DT - DT 0)	LEVELS	S MEMORY CYCLE (PKMS)	T MEMARY	CYCLE (DUMT)	II MEMORY	CYCLE (DIVINITY	VFF MEMORY CV	E (DVMVFF)	VET MEMORY CYCLE (DIA)	TMVFF)
+-	PI° · PIsteri > L PKA	ØKoo⊀ =	SMOFF SMOFF	PI° · PIStart,	> LL_ PKA	PI' PIStert	> PK'+1 / → PK	PI' PIstart	> PK'+1 +- PK	1						PI PISTAT		PI, PISTATI > PK+1+	
	DSK LOGIC " > LO DFA > KV ≠ K	σκ _{οος} = σκ _{οος} =	TM ^{off} -j-TMOFF	D3K C001C	> LO_ DFA	PI PISTANTS	> XA-j-Q > L-DFA	PI2 · PIstertz	> xa j+ Q > Ll_pbfa			_							
cs	Kild - SSaffred · (Ked 3C+ KDOO) > L+ PI3			CSKiller + RDop)	> KD≠K	PI's · PIstarts PI's · PIstarts	> LO PKA	bl, · bl,	> 10 PKA	00 2									
CSI	KIIN South Lord (OKIN + OBo) > TOI CLOCK			CSKING . SSETT PER (QKIRTED + QBO)	> LO CSK	125	- L-									***			
	······································	QKIR154 + QB°	⇒ IOI (LOCK			PI + XAS°	> LO OKIRH		> E 0,1 - M	11		TMOFF®	> PULSE TR	UMOFF°	> PULSE UR			 	
								PI 2 · PIS	> LO_ E > LO_ PK	01 0			DE LINE		DE LINE				
									7	11						VMDAE · AEI · CSK4	> L1_ C5K4	109 PK	ĸ
			į)			(-/)		rogic	T COK - WET	> 10 CSK4		
																CSKIId . PIAE ch seg	> LO_ C5K4 > LO_ PI2, PI5		
										os ~						" . GCSK4 · (GKIK424 + C	> 1 PI3		
						ļ		i l								CSK4 · EB · QB · (AEB + VMD			
																PKOS WAITING STAT	DI7 / - DI		
										OS B	SMOFF° > L1 SRv					ļ		D 0	
_										-	SMOFF° > L_ SRu								
		 				-		1		04 🗸									
		-						4	>	05 ×	<u>109</u> PK	٧	حر	ન	<u> </u>			7	
7;	PKM kgal > LI PSAL	 		PIº · PKMlegal	> LL PSAL	PI's - PKMlegal	⊃ L¹_ QSAL	PI' PI°	> QKIR _{cf9.4} = E _{3.6-3.1}		L=+1					MPA	> E 0,1 ► M	 	
	·					PI 4 · XAS°	> Nj-j-QKIR _{cfg.}	4 " "	> XI→ E1,2	\vdash		·		ļ.,		MPA VMDE	> LO_E	ļ	
		AUTO-START	> 19 N4,2,1					PI's PI°	> LO_N4,2,1	10 4	PKM ega1 > 10 N4,2,1	PKM legal	> 10 N4,2,1	PKMiegal	> Lo-N4,2,1	NWDE -	> LO N4,2,1	PKM legal > 10 N4,	4,2,1
_										10 В	SM -1>j → N							<u> </u>	_
			-					PI's PI's	> M 0,1 = E > E 1,1 = N	11 2	LO SR _V						E ¹,j → N		_
_		 				 		 	·	11 B		<u> </u>	TM ¹¹j → N		um ^{12j} →N	 		VTM - 1-1-1-	- N
νI	> Nh.pp-j+PKIRh,o	QKIR ^{†sd} + QB°	> IOI CLOCK	PI° >	Nhop 1 - PKIRh,o	 				11	SMOFF° > L! SINH	TMOFF°	> PULSETINH	UMOFF°	> PULSE UINH		M-0,1 ► E	VIRIT	- N
	·		LL_XB					1		12 a			4 TW DE LENE		(UW DE LINE				
_								1		12 B	LO_ SRu					1			
I's	$ \cdot N_{2.9}^{\circ} \cdot (PKIR^{ja} + PKIR^{sf}) \Rightarrow _{log} FI$ $ \cdot N_{4.10}^{\circ} \cdot TNI' \Rightarrow _{log} FLA6_{42}$	XR1 (PLUS . 06 MS	c) > LO_XR	PI2 · N29 · PKIRdef	> LL PI2	bi, bi, tud,	> traise FLAG42	PI' PI' PI' PKIR' PKIR' PKIR'	> 10 PI2		PKMV · PKM[egal · NP48 > L1 NPAL	PKMV · PKMlegal .	NP38 > LL NPAL	PKMV. PKMlegal.	NPer > LI_NPAL				
bI.	> Nef j+ PKIRe	+ Nyo+ (Kell XPS) > LO_ X	b15 . N ⁴¹⁰ . INT	> Nef -j PKIRd	:		LTS , LTP (LWTK + LKTK)	J L≚⇒FI	13 d									
		н п п	FORCE XA CARRY					 		13 B						+	······		
KI	KXM > start XMK	 	. OHLE AN UMRRY		PI _s j-XAS	 	PI _s -j-XAS	PKIRXM	> Istert XWK	13 8						 			\dashv
	PI's · PKIRINd · j - XAS				> LL PIS	N _{2.9} · PI's	> LO PIS		PI . PICE	14 ×	<u> </u>								
	PI O PKIRON · PKIRON > LC X	Kel 1	> 10 XPS	2	, AMI	1		PI & - KPKIROX - PKIROP)+(PKIROK PK	URGI+10]> LC_X	+			····			 	122 PK	122 PK	ĸ
PI°	PKIRSON PKIRCE 3,1 > LC X	Xb.12	> LL_XPAL					PIZ · PKIRdet	> L OCSAL > L22_ PK	15 ×									
		 						2.5		16 ×	122 PK		ISS PK		122 PK	- T		5-5	_
ıç	. PIleane see. ⇒ 100 PK			PI,	> 100 PK	PI	⇒ 100 PK	bIo . bI leane sed.	> 100 PK		LO SINH								
I,	PIWAT > (24 PK							PI° · PIweit	> 1 PI3 > 24 PK	22 ~									
IŠ IŠ	· (IDCMBB+QB' · QKIRTSI) · PKIRTSI > VI PI,							PI2 · (IOCMBB+QB' · QKIRTSI) · PI	KIR ^{tsd} > dismiss FLAG > LL_PI,							1			
1 2	. PImer, PIlease 25% > Li CSK4					L		PI . PImait . PI leave see	> LL_CSK4			L				<u> </u>			
	DSK LOGIC PK31 +- PK							DSK LOGIC	PK+1-+-PK										
Sk	(IM. PImeit . PKIRQK > LI PI,				NETOWETT			CSKIIN PIWANT - PKIRGK	> (1 PI,			PKIR	op CLASS DEC	ODER LEVE	S				
CSK	(Ilx. bIleans sed. > 100 bK				NSTRUCTION NO D.A \			CSKIId. PIleave seg	> 100 PK	23 ∝		PKIR OPPAE >			-				
" SK	(!ld. (PIwait + PI)eque seq.) = 10 CSK4			/ 1	NSTRUCTION	\		(SKIId . (PIwait + PIleave seq)	> Lin PI3			PKIR ios >	PKTROPY . N	. No.	oine ·				
SK	(IId. DI leave sed. DKIKXW > IZPIT XMK			MISCELLANEOUS	D.A.	T		CSKIN . DI leave seq . PKIRXM	> Istart_XWK			PKIR QR =	DI/TDUX _ /	מזעת . ללסדעת	Pimp · PKIR _{cf2}) cp3) + PKIR ^{skx}	+ PKIRdef			
_	PK ²³ WAITING STATE				NTERMEDIATE D.A.	\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \	FF	PK 23 WAITING S				PKIRdef >	PKIROP + P	KIR _{OP} ; + (PKI KIR <mark>O</mark> X) · PKIR	R ^{JMP} · PKIRcf;) lopę] + (PKIR ^{sec}	+ [PKIR ^{SKX} · (PKIR _{cfz} · PKIR ^{MB}) + PKIR ^{Md}	+ $PKIR_{cf_3}$)] 2 + $(N_2 \cdot N_2 \cdot N_3 \cdot $	PKIR°PF) J + C PKIR°SKX - (Ket + PKIR	
	PKIR _h jo PI ₄ . P+1 P		1	\		\ v	<u>r</u> F	}	PKIR _h jo PI ₄			PKIRdis reg	PKIRcf P	KIR ^{jm} P) + PKIR (IR _{op!} - (PKTD	Ros! + (PKIR)*.	KJ) + PKIRdi - { EPKIR	.05 . (Keq3 + N. 181 24)] + [PKIR skx · (Ket] + PKIR (IRSP · (PKIRSS + PKIRS))]	iRcfi 7 ±
(T	Rd15 > 100 PK			`	DA.			PKIRdis	10 PKA	24 0		PKIR ^{dis} >	P	KIR ^{ja} + PKIR	C OPP AE	+ bKIK2km + bKIK2eq	· ·	·	
Ū	Rios , prchseg. > Li PI3	<u></u>		TAITED AND C	WEDAL . =:-			PKIRios . pich seg.	PI ₃			PKIRja ⊃	PKIR'OV + P	KIR ^{jpa} + PKIR		- Leaf A bkTKage	+ PK1K1- + PK1	LR	
				INTERLOCK CO			(R° · mu° · i	ER° , py ood				PKIRIF >		KIR <mark>Š</mark> + PKIR					
				PI start = START PI start = START	PKS1	PI PI PI	KB° · AL ·	EB° · PK ⁰⁰⁴ C S K4° · {QB° + N0° ·	[(PS . Q5) + (PT . QT	r) + (P	u · Qu) + (PV · QV)]	PKIR ^{sf} >	PKIR [∰] • P	KIRŠ + PKIR KIRŠ	₹ %)				
				OI START = START	. PK52 .	PT' . ET'	•E		A 1		•	PKIR + >		+					
				IJA = fiam Iq	. E PKIR ^{AE}	+ (PKIRQK · XA	ne)] + SSatt req AE)] +	· PKIR ^{tsd} · CIOCM ^{BB} + PKIR ^{tsd} · CIOCM ^{BB} +	(QKIRtsh . QB')]										
	DV TIMES CHAPT			PIAE ch seg = AEI	. Ssatt reg	· PI 4 + (55 att req .													
	PK TIMING CHART			Start FK = [FI?	· E8° · (PKIRST + PKIRI)] + (QKood .	QI start . PKIRF . PKIRSK	m) + □ QK134 · (QK	KIR ^{spf} +	+ QKIR ^{spg})								
				sschreg = A FL		IS UP OTHER THA PRIORITY THAN													
				PKMlegal = (SMOFF	+ QKMV +	QB° + MPS' (TMOFF° · P · QKS2 · QK	ΚΜ ^Τ) + (UM0	FF° · PKM") + PKM"	•										

16-4.2.1 INTRODUCTION

Unlike QK, there are several basic PK cycles. When PK runs, it can be obtaining an instruction or deferred-address word from memory or it can be computing the final deferred-address. Except in the latter case, some sort of memory cycle is always performed during the running of the PK cycle. During all of these basic PK cycles, certain pulses, such as the IOI clock pulses, X read pulses, etc., are always fired off.

When a new instruction is to be performed, PK first reads an instruction word out of memory. If this instruction does not call for a deferred-address, then PK immediately goes on to do whatever may be called for by the instruction. On the other hand, if a deferred address is called for, PK goes through another cycle, during which it reads out the deferred-address word from memory. If this deferred-address word calls for still another deferred-address word, the cycle is repeated. Finally a deferred-address word is obtained which does not call for another deferred-address word. PK now performs the so called ultimate deferred cycle, during which the final base address is computed. No memory cycle is involved in this step. The final base address is usually modified by two index registers rather than one.

The organization of the PK Memory timing chart reflects basic PK cycles. This is shown by the small chart abstract on the main chart. Three columns are usually examined in order to determine which events are initiated by a given PK time level. The miscellaneous control column is always examined. A decision must then be made whether or not deferred addressing is involved, and if deferred addressing is involved, which of the deferred addressing cycles is involved. After the basic PK cycle has been selected, the appropriate memory column is selected, i.e., S, T, U, $V_{\overline{FF}}$, or $V_{\overline{FF}}$. The events occurring in any PK time level are then the sum of the events occurring in the selected columns.

16-4.2.2 PK TIME CHART

Initially PK waits in state PK^{OO} until a PI^{START} l level occurs. It then goes through PK^{22} and in so doing executes the basic PKM memory cycle. If the instruction word, obtained by the memory cycle, calls for a deferred-address, PK goes to PK^{OO} and waits for a PI^{START} 2 level to occur. (This wait condition also applies to the start of the ultimate deferred cycle.)

March 1961 16-4-2

If the instruction does not call for a deferred-address, PK will proceed from PK^{22} to PK^{24} and then either go back to PK^{00} or go on to execute a PKEI cycle depending on the instruction. If a PKEI cycle is executed, PK will proceed through $PK^{31\alpha}$ and then go back to $PK^{00\alpha}$. The various PKEI cycles are discussed under the corresponding instruction headings later.

The specific events taking place while the PK counter is running will now be examined and explained. (The DSK logic will not be discussed since this is covered in detail in the discussion of the CSK timing chart.)

16-4.2.3 MISCELLANEOUS CONTROLS

The events discussed here take place in all the basic PK cycles.

The memory on-off switches are sampled in PK^{OO} if QK is also in the QKO state.

The IOI clock pulses to the IO units are generated in $PK^{O1\alpha}$ and $PK^{12\alpha}$. These pulses are inhibited if the QK cycle of a TSD overlaps the current PK cycle. (See TSD discussion.)

The remainder of the miscellaneous control pulses involve the X Memory system. $PK^{12\alpha}$ sets the X busy (XB) interlock and initiates the X read cycle. Normally $PK^{13\alpha}$ strobes the contents of XM into X. Under certain conditions, X will be cleared instead of the strobe occurring. For example, this happens if the 00 X Memory register is selected (since this register is thought of as containing ZEROS). X is also cleared by $PK^{13\alpha}$ under the following circumstances. If a change of sequence occurs, XPS is set and a program counter is read out of X_k . After the read out occurs, X_k contains nothing of meaning. If an instruction now occurs in which the N_j bits select the X_k register (K^{eq}), $PK^{13\alpha}$ will clear X. The K^{eq} condition will also cause XPS to be cleared in $PK^{15\alpha}$. Note that the XWK cycle initiated in $PK^{14\alpha}$ or later during the instruction will write something into the X_k register. Because of this the next time a K^{eq} type instruction occurs, XPSO will be true, X will not be cleared in $PK^{13\alpha}$ and XM will be strobed into X.

 $\text{PK}^{15\alpha}$ also generates the X parity alarm, if an X parity condition exists (XP $_{19}^{\text{ev}}$).

16-4.2.4 INSTRUCTION WORD CYCLE (NO DEFERRED ADDRESSING)

As soon as the PI^{START} l level is generated, PKA is set and DFA is cleared. (PKA¹ · DFA⁰ indicate to the address decoding system that PK is executing an instruction word in which the content of P selects a memory register.)

 ${
m PK}^{09lpha}$ causes a PSAL alarm, if an illegal memory is addressed by P.

16-4-3 March 1961

The hold and OP instruction word bits in N are jammed into PKIR at $PK^{12\alpha}$. Note that $PK^{11\beta}$ is the latest time at which the memory register in which the instruction is held is strobed into N.

FI is cleared by $PK^{13\alpha}$ for certain instructions whose execution logic makes use of the F Memory during the PK cycle. (See discussion of JOV, JNA, JPA, FLF and FLG.) FLAG₄₂ is raised in $PK^{13\alpha}$ as part of the meta bit sensing logic of the Trapping Sequence (see Chapter 15).

For the majority of instructions, the X write counter (XWK) is started in PK however for the PKIR instructions, XWK is started in PK or during a DSK cycle in PK however. The PKIR level will be jammed into XAS at PK in order to determine whether or not the base address of the instruction is to be indexed.

The execution logic of JPX (06) requires that X be complemented at $PK^{15\alpha}$. (See JPX discussion.) $PK^{15\alpha}$ also causes an OCSAL alarm if PK is trying to execute an instruction with an undefined operation code.

In PK $^{22\alpha}$ a number of decisions are made to determine what activity will follow the current PK cycle. If the conditions for waiting are not present (PI WAIT) PK jumps from PK $^{22\alpha}$ to PK $^{24\alpha}$. If, in addition, an operand is called for by the current instruction, PI $_1$ is set.

If the conditions for waiting are present (PI WAIT) in PK $^{22\alpha}$, either the conditions for leaving the current sequence are also present (PI WAIT), in which case PK reverts to PK and a CSK cycle occurs, or the conditions for leaving the sequence are not present (PI WAIT), in which case a DSK cycle is initiated and PK goes to the PK waiting state. (The FLAG dismissing conditions in PK $^{22\alpha}$ are discussed in conjunction with the TSD timing chart.)

 ${\rm PK}^{23\alpha}$ clears PKA (indicating that the memory cycle is over). PK waits in ${\rm PK}^{23}$ examining the DSK logic for a decision as to how to proceed.

 ${\rm PK}^{24\alpha}$ jams the hold bit into ${\rm PI}_4$. If the current instruction does not go through ${\rm PK}^{31\alpha}$ $\overline{({\rm PKIR}^{\rm DIS})}$, then PK reverts to ${\rm PK}^{\rm OO\alpha}$. If the current instruction is not an IOS, the conditions for a change of sequence (${\rm PI}^{\rm CH}$ ${\rm SEQ}$) are examined at the end of the instruction. If these change sequence conditions are present, ${\rm PI}_3$ is set as part of the CSI ${\rm START}$ logic. The ${\rm PKIR}^{\rm DIS}$ type instructions examine the change sequence conditions again in ${\rm PK}^{31\alpha}$ at which time IOS is included.

INSTRUCTION WORD CYCLE (DEFERRED ADDRESS). This PK cycle is identical to the previous case, except that the instruction word read out of memory calls for a deferred-address word. Hence it is always followed by an intermediate deferred-address cycle. Once the basic memory cycle (PKM) is complete (PKO - PK22), PK goes back to PKO. The memory cycle is essentially the same as the memory cycle for the no-deferred-addressing instruction word cycle. The differences show up in the setting and use of PI2 and PI5.

The latest time at which the instruction is strobed into N is $PK^{11\beta}$. The deferbit $(N_{2.9})$ is examined in $PK^{13\alpha}$. If a deferred-address is called for $(N_{2.9}^1)$, PI_2 is set to ONE. Assuming the instruction is defined $(PKIR^{DEF})$, PI_5 is in turn set to ONE in $PK^{14\alpha}$. The conditions $(PI_2^1 \cdot PI_5^1)$ that require an intermediate deferred-address cycle to follow the current PK cycle have now been set up.

Jamming PI $_5$ into XAS in PK $^{14\alpha}$ prevents the base address from being indexed. For this reason the X read-write cycle, while it does occur, doesn't accomplish anything.

At the end of this cycle, as in the previous case, the configuration, hold, and OP code bits of the instruction word are contained in the $PKIR_{CF}$ and $PKIR_{OP}$ registers. The PKIR registers store these bits all through the succeeding intermediate and ultimate deferred cycles (after which they are decoded and used in the normal manner). The output of XA now specifies the address of the first intermediate deferred-address.

INTERMEDIATE DEFERRED-ADDRESS CYCLE. PK waits in PK OO until the PI START 2 conditions are satisfied. When this occurs, the output of the X Adder is jammed into Q. DFA and PKA are also set in PK $^{OO\alpha}$ when the PI START 2 conditions are satisfied. PKA 1 · DFA 1 now indicates that Q contains the address of an intermediate address and that Q can select a memory register.

If the deferred-address strobed into N has a defer bit in the ONE state $(N_{2.9}^1)$, the current intermediate deferred-address cycle will be followed by another intermediate deferred-address cycle. During the first intermediate deferred cycle XAS will be in the ZERO state from PK 00 through PK $^{14\alpha}$, QKIR will be cleared at PK $^{01\alpha}$ and the N_J bits will be jammed into QKIR at PK $^{06\alpha}$. XAS is set to ONE by jamming PI₅ into XAS in PK $^{14\alpha}$. In all the succeeding intermediate deferred-address cycle the content of QKIR will not be altered. The fact that XAS is now set to ONE causes the deferred base address, represented by the base address bits $(N_{2,1})$, to be indexed in all the intermediate deferred-address cycles.

Finally a deferred-address is strobed into N in which the defer bit is a ZERO ($N_{2.9}^{0}$). This causes PI₅ to be cleared to ZERO at PK^{14 α}, and the next PK cycle to be an ultimate deferred-address cycle.

Note that in each intermediate address cycle $FLAG_{42}$ can be raised on the $PK^{13\alpha}$ as part of the sense metabit logic of the Trapping Sequence.

ULTIMATE DEFERRED-ADDRESS CYCLE. PKA is cleared in the PK $^{OO\alpha}$ state of the ultimate deferred cycle indicating a memory element register will not be strobed into N during this cycle.

PK waits in PK OO for the PI START 2 condition to occur. This condition allows the console stop-start control to control the start of this cycle. When PI START 2 occurs DFA is set to ONE and the output of XA is jammed into Q, but these events do not influence the operation of the computer.

The ultimate deferred-address is now formed in $N_{2,1}$ by the following steps. The contents of E is temporarily stored in M and E is cleared. The content of QKIR_{CF₉₋₄} (the original J bits) is then placed in E_{3.6} - 3.1 and at the same time the output of the XA is placed in E_{2.1}.

 $N_{4,2,1}$ is cleared and the content of E is loaded into N. N_J now contains the original J bits, $N_{2,1}$ contains the deferred-address formed in XA during the previous intermediate deferred cycle, and the remainder of N contains ZEROS. The original H, CF, and OP bits, however, are still in $PKIR_{CF}$ and $PKIR_{OP}$. Note that N and $PKIR_{CF}$ and $PKIR_{OP}$ are all set up by $PK^{13\alpha}$. The balance of the PK cycle is similar to the corresponding cycle for an instruction word in which there is no deferred addressing. $PK^{13\alpha}$ clears PI_2 thereby removing the last indication of the deferred addressing cycles.

16-4.2.5 MEMORY CYCLES

S MEMORY CYCLE (PKMS). Two tapped delay lines are used to set the two read flip-flops SR_U and SR_V . The read current in the memory occurs when both flip-flops have been set. The SR_V SET delay line is pulsed at $PK^{O2\beta}$ and the SR_U SET delay line is pulsed at $PK^{O3\beta}$.

The write current is turned on by pulsing the SR $_{V}$ and SR $_{U}$ CLEAR delay lines. The SR $_{V}$ CLEAR delay line is pulsed at PK $^{11\alpha}$ and the SR $_{U}$ CLEAR delay line is pulsed at PK $^{12\beta}$. The write current is not actually turned on until both the SR $_{V}$ and SR $_{U}$ flip-flops have been cleared. The inhibit currents are turned on by pulsing the SINH SET delay line. This occurs 0.2 microsecond before SR $_{U}$ is cleared. The write cycle extends from PK $^{13\alpha}$ through PK $^{22\alpha}$.

March 1961 16-4-6

The memory word is strobed into N by pulses from the strobe delay lines. This line is pulsed at $PK^{10\beta}$. If the memory word is read out incorrectly (NP₃₈^{ev}), the parity circuits will cause an NPAL alarm in $PK^{13\alpha}$.

The reasons for clearing $N_{\mu,2,1}$ in $PK^{10\alpha}$ involve the execution logic for specific instructions rather than the requirements of the basic memory cycle and are discussed elsewhere in the chapter.

 \underline{T} AND U MEMORY CYCLES (PKM T AND PKM U). The T and U memory cycles are identical and are in fact very similar to the S Memory cycle. However, here the read and write currents are determined by the read and write flip-flops directly.

The T (U) read delay line is pulsed at $PK^{Ol\alpha}$. Pulses from this line both set and clear the TR (UR) read flip-flops. PK then jumps to $PK^{Og\alpha}$. The memory register is strobed into N at $PK^{LO\beta}$. The delay line is tapped so as to set the TINH (UINH) flip-flop before the TW (or UW) flip-flop. At the end of the write time, TW (UW) and then TINH (UINH) are cleared. The other PK Memory logic is identical to that found above under the S Memory cycle description.

 $V_{\overline{FF}}$ MEMORY CYCLE (PKM $_{\overline{VFF}}$). This memory cycle has several peculiarities. In the case of the S, T and U memory cycles, the word selected in memory was strobed directly into N. In the present case, N is always loaded from E. This is done by temporarily storing the content of E in M, and at the same time clearing E. The selected $V_{\overline{FF}}$ register is then loaded into E. The content of E is then loaded into N and then E is restored by transferring the content of M into E.

Certain conditions can cause PK to wait in PK^{O2} . If E is busy (EB¹), if M is busy (QB¹) or if the V_{FF} Memory register is in the Arithmetic Element and the Arithmetic Element is currently busy (QB¹ + AEB), PK must wait in $PK^{O2\alpha}$. (The DSK logic which can occur in $PK^{O2\alpha}$ will be discussed in conjunction with the CSK timing chart.)

Note that the content of N does not need to be rewritten in the selected $\mathbf{V}_{\overline{FF}}$ register.

 $V_{\overline{FF}}$ MEMORY CYCLE (PKM $^{V}\overline{FF}$). In this case, the selected $V_{\overline{FF}}$ register is loaded directly into N without going through E and there is no rewrite cycle. For these reasons, the PKM $^{V}\overline{FF}$ logic is very simple and consists only of the strobe pulse at PK $^{ll\beta}$.

16-4.3.1 INTRODUCTION

The QK counter runs only during those instructions that have an operand cycle. The counter's basic function is to control the operand word's memory read-write cycle. The QK cycle is always preceded by the associated PK cycle. Once the QK counter starts it always completes the entire operand cycle before another QK cycle can begin. If the operand is stored in the V_{FF} Memory it is possible that QK may have to wait in $QK^{O3\alpha}$ until the interlock conditions for proceeding have been satisfied.

The QK timing chart requires that the contents of three columns be examined to determine what events are initiated in any given QK time level. The Interlock columns, the Alarm and Miscellaneous Controls columns and one of the five Memory Cycle columns must be selected and examined.

16-4.3.2 BASIC QK CYCLE

QK waits in QK 00 until the QI $^{\rm START}$ level occurs. At this time **Q**K begins counting and the following events take place:

- 1) The content of $PKIR_{OP}$ is copied into $QKIR_{OP}$.
- 2) If PK is in PK 00 , the memory on-off switches are sampled.
- 3) The address of the operand used by the current instruction is copied from XA into \mathbb{Q}_{\bullet}
- 4) Several interlock conditions are set up which indicate such things as QK has started and is running (QB^1) , Q can select a memory register (QKA^1) and E is busy (EB^1) .

The time level in the QK cycle at which PI_1 is cleared (PI_1^0 indicates another PK or CSK cycle can begin) depends on the specific OP code being executed. Similarly the XWK and FK counters are started at the time in the QK cycle required by the execution logic of the particular OP code.

QB is cleared in QK^{31} , anticipating by 0.4 microsecond the completion of the QK Memory cycle and the completion of the use of the Q and M registers.

March 1961

When an illegal memory address is decoded (e.g., an address in a memory which is turned off), a QSAL alarm will occur at $QK^{OG\alpha}$.

If the meta bit is a ONE and if the toggle switch indicating that the operator is trapping on operand word metabits is set (TM 1), then the synchronizer in the Trapping Sequence will be set to a ONE ($L^1 \rightarrow SYN_{TRAP}$) at QK $^{13\alpha}$.

Parity logic prevents M from being altered unless the $\overline{\text{MPA}}$ level is present. One of the conditions that causes the $\overline{\text{MPA}}$ to be generated is MPS^1 . Since it is desirable to alter M during the read portion of the QK Memory cycle, independent of the parity logic, MPS is always set to ONE at QK $^{01\alpha}$ and cleared at QK $^{11\alpha}$ (if MPAL is not suppressed). After the memory is strobed into M (normally QK $^{11\beta}$), the MPA level will depend on factors other than MPS 1 , e.g., parity conditions.

Parity is not checked in the V memories. The time at which parity is checked in the S, T and U memories depends on the specific OP code. Those OP codes which skip over $QK^{12\alpha}$ will set up the parity circuits during $QK^{13\alpha}$ and check for a parity alarm in $QK^{14\alpha}$. Most other OP codes set up the parity circuits in $QK^{12\alpha}$ and check for a parity alarm in $QK^{13\alpha}$, but some do not check the parity until $QK^{18\alpha}$. Note that the $QKIR^{10AD}$ instructions rewrite while checking parity, while the $QKIR^{STORE}$ instructions must compute parity after checking parity before rewriting. INS is a special case and will be discussed in the INS OP Code Timing Chart.

16-4.3.3 MEMORY CYCLES

Tapped delay lines are used to set the two read flip-flops SR_U and SR_V . The read current in the memory occurs when both flip-flops have been turned on. The SR_V delay line is pulsed at $QK^{O2\beta}$ and the SR_U delay line at $QK^{O3\beta}$.

The write current is turned on by pulsing the SR $_{V}$ and SR $_{U}$ CLEAR delay lines. SR $_{V}$ is cleared at QK 11 Clear at QK 13 B for QKIR instructions and at QK 21 B for QKIR instructions. The write current is not actually turned on until both the SR $_{V}$ and SR $_{U}$ flip-flops have been cleared.

The inhibit currents are turned on by pulsing the SINH SET delay line. This occurs 0.2 microsecond before SR_{II} is cleared.

16-4-9 March 1961

The write cycle (QK¹³ or ²¹ through QK³¹) begins earlier for QKIR^{LOAD} instructions than for QKIR^{STORE} instructions, so QK jumps from QK²³ to QK³¹ for the QKIR^{LOAD} instructions and from QK²⁵ to QK³¹ for the QKIR^{STORE} instructions.

The same operand that is written back into memory during the WRITE portion of the memory cycle is usually copied into E by an "ultimate pulse" (M $\xrightarrow{Q1}$ E). This occurs at $QK^{21\alpha}$ for all the $QKIR^{STORE}$ instructions that do not select E $(QKIR^{E})$, and at $QK^{23\alpha}$ for all the $QKIR^{LOAD}$ instructions (except SPG) that do not select E. Note that EB is cleared (\xrightarrow{O} EB) at the same time the ultimate pulse is fired off.

QK can jump states in QK^{13} through QK^{21} depending on the requirements of the OP code. These jumps are independent of memory considerations.

 $\underline{\mathbf{T}}$ AND U MEMORY CYCLES (QKM $^{\mathrm{T}}$ AND QKM $^{\mathrm{U}}$). The T and U Memory cycles are identical and are in fact very similar to the S Memory cycle.

However, here the read and write currents are determined by the read and write flip-flops directly.

The T (U) read delay line is pulsed at $QK^{Ol\alpha}$. QK then jumps to $QK^{O9\alpha}$. The memory is strobed into M at $QK^{Ol\alpha}$. During this read time the TR (UR) read flip-flop is turned on and then off.

In the case of the QKIR LOAD instructions, the "inhibit and write" delay line is pulsed at $QK^{13\alpha}$. In the case of the QKIR STORE instructions the delay line is pulsed at $QK^{23\alpha}$. The delay line is tapped so as to set the TINH (UINH) flipflop before the TW (UW) flip-flop. At the end of the write time, TW (UW) and then TINH (UINH) are cleared. The other QK logic is identical to that found above under the S Memory cycle description.

 $V_{\overline{FF}}$ MEMORY CYCLE (QKM ^{V}FF). This memory cycle has several peculiarities. In the case of the S, T and U Memory cycles, the word selected in memory was strobed into M essentially at QK ll . Note that up to this time E is undisturbed. In the present case it is also desirable to have the word selected in the $V_{\overline{FF}}$ Memory in M by QK ll . However, the route from $V_{\overline{FF}}$ to M is through E, and the original content of E must be momentarily displaced and then replaced in E by QK ll . This is accomplished as follows:

At $QK^{O2\alpha}$ the content of E is copied into M, and E is cleared.

March 1961 16-4-10

At this point the execution logic depends on which of two cases exist. In Case 1, the selected V_{FF} register is not E $\overline{(VMD^E)}$; in Case 2, the selected V_{FF} register is E.

Consider Case 1. When the waiting state logic in $QK^{O3\alpha}$ permits, the content of the selected V_{FF} Memory (A,B,C or D) is copied into E. QK now jumps to $QK^{O9\alpha}$ where M and E are interchanged. M now contains the content of the selected V_{FF} register and E contains its own original content.

In Case 2, E is cleared and M contains the original content of E (i.e., the content of the selected V_{FF} register) at the end of $QK^{02\alpha}$. Nothing happens in $QK^{03\alpha}$ and QK jumps from $QK^{03\alpha}$ to $QK^{09\alpha}$. M is now copied into E. Both M and E now contain the same thing, i.e., the content of the selected V_{FF} register.

M is not cleared in QK^{OOC} . As a result any operation on the metabit uses the metabit left there by the previous QK Memory cycle.

Note that no read or write cycles in the sense of the S, T and U Memory are involved in the V memories. Everything is accomplished by simple register transfers. For this reason no parity checking or parity computing is involved. QK therefore jumps from QK^{11} to QK^{13} .

The write cycle, which occurs during QKIR STORE type instructions, is complicated by the question of whether or not a STE instruction is being performed. As before, there are two cases. In Case 1, the selected register is not E (VMD^E) ; in Case 2, the selected V_{FF} register is E.

In Case 1, the content of M is copied into E from M and, if this is a STE, E is saved in M at $QK^{21\alpha}$. The selected V_{FF} register (A,B,C or D) is cleared at $QK^{22\alpha}$ and E copied into the register at QK^{23} . In all instructions except SPG the ultimate pulse copies M into E at QK^{23} . At this time, if this is a STE, E is also reset from M.

In Case 2, nothing occurs at QK^{21} unless a STE is being performed. The content of M and E are interchanged if this is a STE. Nothing happens in $QK^{22\alpha}$, but in QK^{23} the content of M is copied back into E again only if this is a STE instruction which selects E.

 $V_{\overline{FF}}$ MEMORY CYCLE (QKM $V_{\overline{FF}}$). In this memory cycle, M is cleared in QK as usual and the V toggle switch memory register is copied into M in QK $^{11\alpha}$.

16-4-11 March 1961

Since no write cycle is involved and there are no parity checking requirements, QK jumps from QK 11 to QK 13 and from QK 23 to QK 31 .

The ultimate pulse logic is the same as that for the S, ${\mbox{\bf T}}$ and U memories.

March 1961 16-4-12

L	INDEPENDENT OF	QK MEMORY			QK MEMORY CYCLE		
s I	INTERLOCKS	ALARMS & MISCELLANEOUS CONTROLS	5 MEMORY CYCLE (QKM5)	T MEMORY CYCLE (QKMT)	U MEMORY CYCLE (QKM")	VFF MEMORY CYCLE (QKMYFF)	VFF MEMORY CYCLE (QKM
Q)		QISTON [†] . > QK ⁺ 1 - / + QK QISTON [†] = PKR _P - + + QKR _{OP} PK ⁹⁰⁴ - 5 M ^{06†} - + + NOFF " > TN ^{06†} - + TNOFF	QIstart > XA-j+Q	QIstart → XA ++ Q	QI ^{ctast} > XA → Q	QI ^{stort} → XA + → Q	QI ^{start} ⊃ XA -j+ (
a	OISTANT > LO QKA	" ⇒ UM ^{off} -j → UMOFF					
T	LL_MPS			TMOFF® > PULSE TR DE LINE	E UMOFF° ⊃ PULSE UR DE LINE		
				$\Gamma \Lambda$	ΝΛ	MPA > L2 E MPA > E 0.1 → M	ros dk
_			SMOFF° > L' SRV	1			† · · ·
						VMD ^{RE} · AEB > VFFM → E VMD ^{AE} + AEB > L09 · QK GK'+1 · ← QK	
_			SMOFF° ⊃ LI SRu			$\Gamma \Lambda$	
-							
			109 OK				
	OKIR OF OKIR OF > LO PI,	QKM ^{Jegal} → LL→ QSAL	MPA → LO, M	MPA ⊃ Lo., M	MPA > Lº→M	$\frac{MD_{E} \cdot Mb_{V}}{MD_{V}} \Rightarrow E \xrightarrow{O1} W$	MPA ⇒ (0 N
			SM ⁻¹ →M				
	MPAL _{SUP} > LO MPS		QKIRFIS - QKIRFIF - QKIRINS - QKIRSF > 113 QK	QKIR+9 QKIRFIF QKIRINS QKIRS > 113 QK	QKIRFIG . QKIRFIF . QKIRINS . QKIR5+ > LI3 QK	L <u>13</u> → QK	[13_ Q
_				TM-¹+M	UM ¹ ← M		V™— '
_	and the second second second	and depend of the state of the	0.1000	- load - Put SE TINI d	PULSE LINH 4		
	ØKTK++ØKTK+2 ≥ Fact FK	QKMV - QKM equ · (QKIR ^F + QKIR ^{ins} + QKIR ^{5†}) · MP ₃₈ ⇒ L⊥→ MPAL	SMOFF° QKIR ^{tod} > L! SINH	TMOFF° · QKIR load > PULSE TINH & QKIR tsd > LIB • QK	OKIN429 > 118 OK	QKIR ^{†sd} > LIB→ QK	OKERTS > LIS Q
			QKIRload > 10 SRu				
	CKIR'N GKIRAL > LO PI,	$\begin{array}{lll} \overline{\text{QKM}^{V}} \cdot \text{QKM}^{\text{legal}} \cdot \left(\text{QKIR}^{\text{load}} + \text{QKIR}^{\text{com}} \right) & \cdot \text{MP}_{3g}^{V} & > \\ \text{M}_{\text{H-IO}}^{+} \cdot \text{TM}^{'} & > & \text{L}_{}^{\text{L}} \text{SYN TRAP} \end{array}$	GKIK ₂₄ + GKIK _{jorg} > FSI OK	GKIR ₂₊ + GKIR _{100q} > 151 GK	QKIRsh+ QKIRhs > 151 QK	GKIR _{kkm} + GKIR _{losq} > 151 * GK	OKIRst + OKIR lood > 151 0
_	QKIR ^{ady} > 10→ PI,					-	
	GATE > ESTI		QKIRCOM > L21, QK	QKIRCOM > (21 QK	QKIRCOM > 121 QK	ØKIRcom> ISI ØK	QKIR com > 121 Q
		QKMV · QKMlegal · QKIRINS · MP 38 > LI MPAL					
_							
	QKMVFF. QKIRStore > LO EB PKIRIF > LO PI		QKIR ^{store} . SMOFF° > LL SINH QKIR ^{store} . QKIR ^E > M ^O 21 > E	TMOFF° QKIR Store > PULSE TINH & TW DE LINE QKIR Store, QKIR > M O! + E	UMOFF° QKIR ^{store} > PULSE WINH 4 QKIR ^{store} , QKIR [®] > M ^{OI} + E	$(\text{GKIK}_{\text{stock}}, \text{GKIK}_{\text{E}}) + (\text{GKIK}_{\text{ste}}) \Rightarrow \text{W} \xrightarrow{0:1} \text{E}$	OKIB ₂ pous · OKIBE → W o'l ·
_			QKIRStore > LO SRu				
_	QKIRIN, QKIRX > Istart XMK			1.1		QKIRShore. (VMDA + VMDB + VMDB + VMDD) > LO VFFM	
	ØKIK _{2ba} ⇒ 10 EB		QKIR ⁵¹⁵⁾ · QKIR ^{load} · QKIR ^e ⇒ M···· E QKIR ^{load} ⇒ 13! • QK	OKIRSAS OKIR _{load} · OKIE → W OI → E	GKIRSF9 · GKIRload · QKIRE → M OI → E QKIRload → 131 · QK	$ \begin{array}{lll} (\overrightarrow{OKIR^{SPS}} \cdot \overrightarrow{QKIR^{load}} \cdot \overrightarrow{OKIR^{ls}}) + (\overrightarrow{OKIR^{SPs}} \cdot \overrightarrow{VMD^{ls}}) & \supset & M \xrightarrow{O.1} \to E \\ \overrightarrow{OKIR^{SPS^{sec}}} \cdot (\overrightarrow{VMD}^{A} + \overrightarrow{VMD}^{B} + \overrightarrow{VMD^{c}} + \overrightarrow{VMD^{ls}}) & \supset & E \xrightarrow{-1} \to VFFM \\ \hline (31 \to QK) \end{array} $	GKIKAL OKIK OWIK OKIKE → World
_						23	23
_	LO_QB		LO SINH	1 <u>31</u>	[31_ QK		
	OKIRANX > Istart XWK		TAT STAN				

```
QKIR QKIR CLASS DECODER LEVELS

GKIR = QKIR$ + GKIR$ + (QKIR$ + QKIR$ - QKIR$
```

QK TIMING CHART

16-5 PK-QK INSTRUCTION CYCLES

16-5.1 INTRODUCTION

The timing charts in this section tabulate the sequence of logic used in the execution of specific instructions. These timing charts fall into three basic classes:

- Class A. Instructions which do not use an operand. The instruction timing charts cover the PKEI (PK extended instruction) cycle (PK²⁵ through PK³¹).
- Class B. Instructions which use an operand and have an extended PK cycle, i.e., a PKEI cycle. The instruction timing charts cover the PKEI cycle $(PK^{25}$ through PK^{31}) and the operand instruction cycle $(QK^{00}$ through QK^{31}).
- Class C. Instructions which use an operand and have a simple PK cycle. The instruction timing charts cover the operand instruction cycle (QK^{OO} through QK^{31}).

While there are some 35 OP codes discussed in this section, there are certain sequences of pulses which appear in more than one OP code. For example, in all load type instructions there is a sequence of pulses that initiates the configuration-sign extension pattern. Isolated pulses also occur which serve a common purpose in the instruction in which they are fired off. For example, in Class B and C instructions an "ultimate pulse" is fired off in $QK^{23\alpha}$. This pulse copies the operand written into the Memory Element register also into the E register.

The basic pattern of configuration pulses is very similar for all the configurable instructions, whether of a load or store type. An inverse permutation pulse is fired off in $PK^{11\beta}$. If a LOAD type instruction is involved, the content of M is transferred into E under permuted activity control in $PK^{13\alpha}$. If a STORE type instruction is involved, the content of E is transferred into M under permuted activity control in $PK^{13\alpha}$. A direct permutation pulse is then fired off in $PK^{13\beta}$.

The brief discussion accompanying each timing chart in this section consists of three parts:

OP CODE DESCRIPTION - a simple non-rigorous description of the OP code is given.

SPECIAL FEATURES - a list of the special features or unusual characteristics

of the instruction is given, e.g., special logical transfers,

special sampling nets, special counter activity, etc.

DETAILS - a discussion of the significance of the timing chart pulses

is given.

March 1961 16-5-1

The types of figures used to illustrate the timing charts or supplement the discussion vary in format somewhat depending on the OP code. Most figures contain two types of information. A picture is given illustrating the register transfers that occur during the instruction execution. The circled numbers on these illustrations indicate the relative order in which the transfers occur, e.g., 3 occurs after 2 and before 4. The heavy arrows indicate the transfers of major significance in the logic. The lighter arrows indicate transfers that may restore registers or provide some secondary function. The tables accompanying the figures, give the content of the registers as a result of the pulses fired off by the indicated time level. Lower case letters have been used to indicate the content of the registers before the instruction execution phase begins. For example, b represents the original content of register B, m the original content of register M, y the content of the selected Memory Element register, etc. The following symbology has also been used:

 $b_{\overline{p}}$ - the register contains the inverse permutation of the original content of B.

 $\mathbf{y}_{\mathbf{a}}$ - the original operand has been transferred into the register under permuted activity control.

 $\boldsymbol{y}_{\mathrm{CF}}$ - the register contains the configured operand.

 $\mathbf{y}_{\text{CF}_{\text{CF}}}$ - the register contains the configured operand with its sign extended.

 $b \mid y_{CF}$ - the inactive quarters of the register contain the original contents of the corresponding quarters of B; the active quarters contain the configured operand.

In some cases the specific contents of each quarter of the register have been spelled out to indicate more clearly what is taking place. For example,



etc.

The OP codes fall in several broad categories. Within a category the OP codes have certain common features or functional similarities. There also exists within the broad categories subcategories where the similarity of OP codes becomes even more striking. The broad categories are:

OPR (IOS and AE) - in these instructions the address bits have a special function.

X Memory Instructions (JPX and JNX; AUX; RSX; ADX; DPX; and EXX) - in these instructions either a logical decision to skip or jump is made, based on the contents of one of the X Memory registers, or a load or store operation (simple or complex) occurs that involves the X Memory.

F Memory Instructions (FLF, FLG, SPF and SPG) - these are load and store instructions involving the F Memory.

Load and Store Type Instructions Involving the Arithmetic Element Registers - several sub-groupings of these instructions can be made depending on what features are being examined, e.g.,

- 1) LDA, LDB, LDC, LDD
- 2) LDA, ITA, UNA, EXA
- 3) STA, STB, STC, STD
- 4) STA, INS
- 5) LDA, STA, EXA, LDB, STB, LDC, STC, LDD, STD, etc.

In some of these instructions, the load or store logic is both complex and obscure, e.g., INS.

Load and Store Type Instructions Involving the E Register (LDE, ITE, STE)

Jump on Arithmetic Element Type Instructions (JOV, JPA, JNA) - these are logical instructions which sample registers or flip-flops and make jump decisions based on their contents.

COM, TSD and SKM are somewhat unique instructions, although the pattern of their execution logic is found in other instructions. TSD is similar to the LD- and ST-instructions depending on whether an input or output unit is involved. COM has some of the characteristics of both the LDE and STE instructions.

Undefined Operation Codes The operation code values 00, 01, 02, 03, 04 · $N_{2.8}^{\perp}$, 13, 23, 33, 45, 50, 51, 52, 53, 63, 73 are undefined. All of these operation codes will cause OCSAL to be set at $PK^{15\alpha}$ of this instruction word cycle (the initial PK cycle if no deferred address is requested or the ultimate PK cycle if a deferred address is requested). PK will then return to $PK^{00\alpha}$ from $PK^{24\alpha}$ and wait for the alarm condition to be removed if this condition stopped the computer. Note that when K^{eq} that the undefined operation codes have no effect on the computer other than to advance the content of P by one (if K^{eq} J then XPS is cleared).

OP CODE DESCRIPTION. The function of this OP code is determined by the base address portion of the instruction word, i.e., $N_{2.8}$ - 1.1 The basic differentiation in function is determined by $N_{2.8}$ - 2.7 Thus,

N _{2.8} - 2.7	INSTRUCTION
0 0 0 1 1 0 1 1	IO OPERATION (IOS) AE OPERATION (AOP) UNDEFINED UNDEFINED

If either of the two undefined instructions are executed an OCSAL alarm will be generated at $PK^{15\alpha}$.

These instructions have an extended PK cycle (instruction execution phase), and no QK cycle, i.e., no operand is obtained from memory.

The IOS instruction is discussed in detail in Chapter 15 on the In-Out Element, while AOP instruction is discussed at length in Chapter 14 on the Arithmetic Element. Brief discussions of the execution logic of each instruction is included in the descriptions of the IOS and AOP timing chart.

OPR O4

OPERATE (IN-OUT SELECTION:
$$N_{2.8}^{0} \cdot N_{2.7}^{0}$$
)

OP CODE DESCRIPTION. IOS is used to control and/or report on the state of the In-Out system, as well as to raise and lower flags in the Sequence Selector. It is one of the variations of the OPR instruction. It is also a non-configurable and non-indexable type instruction.

SPECIAL FEATURES. IOS has an extended PK cycle (PK 25 through PK 31) and no QK cycle. The base address bits N $_{2.6}$ - 1.1 are used to determine the type of IOS executed. The significance of the instruction word bits is shown in the accompanying table. Note that only CF and CF of the configuration bits are used, and that N $_{2.8}^{00}$ - 2.7 distinguish this as an OPR $_{2.8}^{10}$ instruction.

DETAILS. Since an IOS 3X,XXX or 6X,XXX is used to change the operating mode of an IO unit, an IOSAL will occur if the selected unit is in the MAINTenance mode at PK $^{24}\alpha$.

In a "report" type IOS (CF $_1^1$), E is cleared preliminary to the transfer of information into E. This clearing occurs in PK $^{25\alpha}$ when E is not busy (EB 0).

 ${
m PK}^{25lpha}$ is a waiting state and depends on the following conditional logic:

$$PK^{25\alpha}$$
 (EB¹ + QB¹) \rightarrow \overline{PK} + 1 \longrightarrow PK

E must be free, since an IOS "report" into E will occur in $PK^{26\alpha}$ if CF_1 . It is also important that the current IOS not upset the mode of the IO unit of the current sequence, since a data transfer during the QK cycle of a TSD can still be taking place. Also, if the IOS refers to the Trapping Sequence, it must not change the set meta bit mode during a QK cycle. For these reasons IOS is held up in $PK^{25\alpha}$ until the previous QK cycle is completed (QB^0) or in the case of SPG, until the FK cycle is completed. (FK clears EB in this case, instead of QB.)

The information placed in bits 3.6 - 3.1 of E is simply the number of the specified IO unit. The information placed in the remaining bits of E report on the situation at the IO unit and in the Sequence Selector before this situation is changed by the IOS.

The new modes specified by the IOS type are established by pulses generated at $PK^{26\alpha}$. Note that changes in the operating mode of an IO unit are prevented if the specified IO unit is in the MAINTenance state.


A complete discussion of the effect of 20000, 3XXXX and 6XXXX is given in Chapter 15 under each IO unit.

OPR^{IOS}

If CF $_5^1$ the PKIR^{DIS REQ} level will be generated and, if the hold bit is a zero, a dismiss will occur. The flag will be lowered in PK $_5^{25\alpha}$, and either PI $_3$ or CSK $_4$ will be set in PK $_5^{31}$. However, the IOS will not dismiss if it also raises the flag of the current sequence (Keq J $_{2.6-2.4}^{101}$). In this case the flag lowering in PK $_5^{25}$ is offset by the flag raising in PK $_5^{26}$, so that in fact the flag is left raised at the end of the instruction. PK goes through four states (1.6 microseconds) after PK $_5^{26}$ before sampling the interlock nets in order to allow them to set up properly after the mode pulses.

OPERATE	CTN-OUT	SELECTION:	Nao.	N37)
OLEKAIE	(TIM_ORI	20011 -	142.8	112.7

		STERRIFE CERTIFICATION OF THE STEEL	
24	4	IOCM maint. (N2.6-2.4 + N2.6-2.4) >	L' IOSAL
25	d	EB' + QB' · · · · · · >	PK'+1-/-PK LO_E Idismiss_Flag KD
PK 26	۷	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	IOBM J E; N36-3.1 E 3.6-3.1 O C Mode + Select TOC ND Flag ND Flag
27	1		_
	4		
	X		131 - PK
31	٨	PKIR's + PKIRdis reg. SSattreg >	LI_PI3 LL_CSK4



BUFFER STATUS

E2.7 = MAINTENANCE

E2.6 = CONNECT

E2.5 = C' EIA

Ez+ = C'. MISIND

OP CLASS DECODER LINES UP:

PKIRcf . (Keg . N2.6-2.4)

PKIRdis

Select IOC = Note - PKIRios IOC NO SE = IOB KO E

2 VALUES I THRU 37 CAUSE THE INSTRUCTION TO BE IGNORED. ONLY VALUES O AND 40 THRU

CSK4 · PK ood · K3.6 > KD + K

(K36 IS MADE TO LOOK LIKE A ZERO INTO THE K DECODER)

77 ARE ACCEPTABLE.

NOTE: COMPUTER PRESET WILL CLEAR C. THE TRANSITION OF C TO THE "ONE" STATE WILL CLEAR MISIND & STATUS IN AN INPUT UNIT AND CLEAR MISIND AND SET STATUS IN AN OUTPUT UNIT. 7-11-61

OPERATE (ARITHMETIC ELEMENT:
$$N_{2.8}^{0} \cdot N_{2.7}^{1}$$
)

OP CODE DESCRIPTION. AOP allows the programmer to operate on existing data in the Arithmetic Element with any one of a number of defined AK type instructions without obtaining an operand from memory. It is one of the variations of the OPR instruction. AOP is a non-configurable and non-indexable type instruction.

SPECIAL FEATURES. AOP has an extended PK cycle (PK 25 through PK 31) and no QK cycle. The base address bits N $_{2.6}$ - 1.1 are used to determine the specific AK type instruction executed. The significance of the instruction word bits is shown in the accompanying table. Note that the N $_{4.8}$ - $_{4.4}$ bits are not used, and that N $_{2.8}^{01}$ - 2.7 distinguish this as an OPR $_{4}^{AE}$ instruction.

DETAILS. PK 25lpha is a waiting state conditioned by the following logic:

 ${\rm QB}^1$ and AEB simply insure that the QK and AK cycles of any previous instructions are finished. The N_{2.6} - 1.4 bits are also jammed into AKIR_{CF} and AKIR_{OP} in PK^{25 α}.

 ${
m PK}^{26lpha}$ initiates the AK counter which executes the instruction logic specified by the contents of AKIR_CF and AKIR_OP.

If an undefined Arithmetic Element operation code is specified in $AKIR_{OP}$ by AOP, an OCSAL alarm will occur during the AK cycle.

Note that the configuration used in the Arithmetic Element during an AOP is specified directly by the $\rm N_{1.9-1.4}$ bits. No permutation is specified, since permutation has meaning only in the Exchange Element. Also, since the configuration is not transmitted through QKIR $_{\rm CF}$ to AKIR $_{\rm CF}$, no activity or sign extension will occur in partially active subwords. Hence operations specified by AOP with such configurations will yield different results than when specified in the usual manner.


OPR^{AE}

			<i>71 (L</i>
24	d		
25	٨	QB' + AEB · · · \Rightarrow $\overrightarrow{PK'}+1 \leftrightarrow PK$ AK_0 · · · · · \Rightarrow $L_0 \rightarrow AK_{11-1}$, $L_1 \rightarrow AK_0$ " · · · · · \Rightarrow $N_{2.6-2.1}$ $\xrightarrow{j} \rightarrow AKIR_0P_{6-1}$ " · · · · · \Rightarrow $N_{1.9-1.4}$ $\xrightarrow{j} \rightarrow AKIR_0P_{6-1}$	
26	۷	[31 PK 1 - AEP Start AK	
31	2	pIch seq · · · > LI PI3	

OP Class Decoder Lines Up:

PKIR^{def} PKIR^{dis} PKIR^{AE}

AEB · · ·= AK_o^o $PKIR^{opr} = PKIR^{opr} \cdot N_{2.8}^o \cdot N_{2.7}^1$



JMP 05


OP CODE DESCRIPTION. JMP performs an "unconditional jump" to the memory address specified by the output of the X Adder. After P is indexed in the normal manner, the content of P is replaced by the content of the X Adder. Before this occurs, the content of P and Q may be placed in the E register. JMP is a non-indexable and non-configurable instruction.

SPECIAL FEATURES. JMP has an extended PK cycle (PK 25 through PK 31) and no QK cycle. All of the configuration bits are used for special purposes: e.g., the PKIR DIS REQ (dismiss request instruction), PKIR IND (indexing instruction) and PKIR (X Memory instruction) class decoder levels are dependent on PKIR.

DETAILS. After the content of the X Memory (x_j) is strobed into X in $PK^{13\alpha}$ (as it is in all other instructions), the following actions, conditional on the $PKIR_{CF}$ bits, take place:

- The output of the X Adder equals the arithmetic expression $(y + cf_1 \cdot x_j)$, i.e., the content of $N_{2,1}$ is indexed by x_j only if CF_1^1 .
- The time that the X Memory write cycle occurs, which determines the final content of X, is conditional on ${\rm CF}_2$. ${\rm CF}_2^0$ starts the XWK counter in ${\rm PK}^{14\alpha}$. This results in the original x, being rewritten in X. When ${\rm CF}_2^1$, the content of P is transferred into X and the XWK counter is started at ${\rm PK}^{31\alpha}$. This results in the original content of P (after being indexed by one) being written in X,
- \mathbb{CF}_3^1 . The content of P (after being indexed by one) is placed in $\mathbb{E}_{2,1}$.
- CF_{4}^{1} . The content of Q is placed in $\text{E}_{4,3}$. (Q contains the address of the operand or the last deferred address used in the instruction preceding the JMP.)
- CF $_5^1$. The PKIR^{DIS REQ} level is generated. The flag of the current sequence is lowered at PK $_5^{25}$ and either PI $_3$ or CSK $_4$ is set in PK $_1^{31}$ if PKIR $_1^{6}$. Note that PI $_3$ can also, be set redundantly, in PK $_5^{24}$.

Note that the content of P is not changed if there is an unsuppressed alarm (AL) and the Auto Start After Alarm switch is not turned on. Also, the content of X_j is not changed if there is an X parity alarm (XPAL 1) and the alarm is not suppressed.



	CF	Віт	SIGNIFICA	NCE	1 M	1P								
	OPERATIONS INDEP-		OPERATIONS DEPENDENT ON PKIRCE											
PK	ENDENT OF PERCE	CF4			CF3	Cf	2	CF,						
-	ENDER! OF THICK	0	1	0	Ī	Ó	1	0						
134	xM -j→ x													
142						LSTART YWK		lo xas	L_XAS					
359			10 E43											
319	XA J>P		a 1-E4,3		P → F _{2,1}		ISTARTXWK P-j-X							

,	<u> JUMP</u>	
24 2		
25 4	EB° + (PKIRcf° • PKIRcf°)	PK'+1 PK 31 PK 0 E4,3 1dismiss Flag KD
31 4	PICh seq	$ \begin{array}{ccc} & & & & \\ & & & & \\ & & & & \\ & & & &$

OP Class Decoder Lines Up:

PKIRcf; > PKIRtM

PKIRcf; > PKIRtM

PKIRcf; > PKIRdis reg

PKIRdef

PKIRdef

PKIRdis

JPX 06

JUMP ON POSITIVE INDEX

OP CODE DESCRIPTION. JPX performs a jump to the memory address specified by the base address, if the content of the index $(X_{\tt j})$ register is positive and non-zero. The signed four bit number represented by the CF bits is then added to the index register and the result stored in $X_{\tt j}$. JPX is a non-configurable and non-indexable instruction.


SPECIAL FEATURES. JPX has an extended PK cycle (PK 25 through PK 31) and no QK cycle. The content of X is sampled by the XJ net. The XJ level is generated only if the signed content of X, is positive and non-zero. The sign bit (CF $_5$) of the CF bits is extended so that an 18 bit number is formed from the 5 bit content of PKIR $_{\rm CF}$.

DETAILS. The content of X is complemented at $PK^{15\alpha}$ and then sampled by the XJ net in $PK^{25\alpha}$. If an XJ level is generated, the content of $N_{2,1}$ is transferred into P via the X Adder. X is again complemented, restoring the original content of the index register.

The content of PKIR $_{CF}$ is then transferred into N $_{2,1}$. N $_{2,1}$ is filled up by extending the sign of the CF bits. The X Adder forms the sum of CF $_{SE}$ and the index. This sum is then transferred to X and written in the selected X Memory register.

The PKIR DIS REQ level is generated if the XJ level is generated. XJ has meaning only until PK^{25} . Hence the change sequence conditions are examined at PK^{24} , the wait conditions at PK^{25} , and the flag of the current sequence lowered at PK^{25} before PK leaves PK^{25} .

As in JMP, the content of P and the content of X_j are not changed if the parity alarms occur.



JP.	X IL	LUSTRATI	VE EXAM	PLE (Assur	1E PKIRCE	= 1 AND	zı Tx	GENERATED)
PK	STEP	Nz, 1	ΧA	X	P	E 3,1	PKIRCE	OPERATION
	~	у	4	7-;	р	eu	GF!	
254	0	0	0	2;	y	p		Jump
260	②	CFSE	C Fse	75		1		SIGN EXTENSION
314	3	CFSE	CFse + xj	c Fse + 74 j		Þ		MODIFY INDEX

* THE + SIGNS ON THIS CHART INDICATE AN ARITHMETIC SUM NOT A LOGICAL SUM

24	٨	JUMP ON POSTITUE INDEX	J P
25	4		PK'+1-/-PK
26	ح	PKIRcf; · · · · · · · · · · · · · · ·	LI XAS PKIRcf ₄₋₁ N _{1:4-1:1} LI N _{2:9-1:5}
27	2		
28	×		131 PK
31	ح	XPAL _{sup} + XPAL°····· > PKIR ^{XM} ···· >	

$$XJ = X_{2.9}^{1} \cdot (X_{2.8}^{\circ} + \cdots + X_{1.1}^{\circ})$$

This instruction jumps if the index is positive & non zero.

It then adds the signed 4 bit number represented by the PKIRcf bits to the index register.

JUMP ON NEGATIVE INDEX

OP CODE DESCRIPTION. JNX performs a jump to the memory address specified by the base address, if the content of the index (X_j) register is negative and non-zero. The signed four bit number represented by the CF bits is then added to the index register and the result stored in X_j . JNX is a non-configurable and non-indexable instruction.

DETAILS. (The execution logic for JNX is identical to that for JPX, except that the complement X pulses generated at $PK^{15\alpha}$ and $PK^{25\alpha}$ in JPX do not occur in JNX. In JNX, the XJ level occurs if the content of X_j is negative and non-zero. See JPX description.)

JNX 07

			JUMP ON NEGATIVE INC	DEX JNX
	24	٨		
PK	25	X	EB° + XJ · · · · · · · · · · · · · · · · · ·	PK'+1-/→PK
	26	d	PKIRcf5 · · · · · · · >	L1 XAS PKIRcf4-1 - N _{1.4-1.1} L1 N _{2.9-1.5}
	27	d		
	58			31 PK
	31	d	XPAL _{SUP} + XPAL° · · · · · >	XA - j - X start

$$XJ = X_1^{5.9} \cdot (X_0^{5.8} + \cdots + X_0^{1.1})$$

This instruction jumps if the index is negative & non zero. It then adds the signed 4 bit number represented by the PKIRcf bits to the index register.

AUGMENT INDEX (FROM MEMORY)


OP CODE DESCRIPTION. AUX "augments" the content of the specified index register (X_j) with part of the content of the selected Memory Element register. The sum is stored in the specified index register. AUX is a configurable, but non-indexable instruction.

SPECIAL FEATURES. The addition that occurs in the X Adder treats the contents of $^{\rm N}_{\rm 2,1}$ and X as two 18 bit signed numbers.

DETAILS. The E register is cleared. After the normal configuration and sign extension process that takes place in a load type instruction has occurred, the content of $\mathbb{E}_{2,1}$ is algebraically added to the content of X. The result of this addition is then placed in X and the content of X written in the X Memory.

Note that content of $\mathbf{X}_{\mathbf{i}}$ is not changed if an unsuppressed \mathbf{X} parity alarm occurred.

AUX 10



٩K	STEP	MEMORY		۲	1			1	Ε		N	2,1	X	7	X	. [Xη	OPE RATION
=	-	٧.	ma	M3	mz	m,	<i>e</i> ₁	Cs	ez	e,	_		=		2/2	211	THE.	a tra
014	0		1	1	1	1					0	0		}				CLEAR Na,1
62-11	@		ya	رلار	1 4.	3	-		1.					l				READ
104	3						0	0	٥	0				ļ				CLEAP E
11 8	a	The same of the sa	\prod			1	٥	٥	٥	O				l			7	
134	(5)	-,-		!]	7	بلخ	0	0		1		1				CONFIGURATION
13\$	0	*		1	1		Зs	٥	0	74		' 1		! 				
144	6)			1		I	45	0	0	3							. 4	Sign
НВ	Ø			1		1	y3	1	1	134		1) 				Extension
214	9						1		11	1	١	131	# +*j2	3,13,1	×ji	×j,	no codes	LOAD Nail WITH Ez,
239	13	а - 240 15 - рг 3		1		1	44	4.	1 42	lu.		П		1				ULTIMATE PULSE

* THE + SIGNS ON THIS CHART INDICATE AN 18 bit ARITHMETIC SUM AND NOT A LOGICAL SUM

PK 24 × LOO_PK

	00	L	QI start FK
	01	d	Lo→N _{2,1}
			SEE QKM TIMING
	09	4	
	10	ď	LO_E LI_XAS
	31	æ	<u> </u>
	11	В	L T →E
	13	ď	L¹→XB M 011 → E
QK		B	LP→E
	14	X	LO E LO PI, LI XAC L21 QK LC E
		β	LC E
		لم	$E_{2,1} \xrightarrow{I} N_{2,1}$
	22	d	
	23	a	M OI EB
			SEE QKM TIMING
	31	ત	Start XWK XPAL sup + XPAL° · · · ⊃ XA j → X

OP Class Decoder Lines Up:

PKIR def
PKIR QK
QKIRId
QKIRIOAd

RESET INDEX (FROM MEMORY)

OP CODE DESCRIPTION. RSX "resets" the content of the specified index register $(X_{\underline{j}})$ with part of the content of the selected Memory Element register. RSX is a configurable, but non-indexable instruction.

SPECIAL FEATURES. The content of the X register is treated as an 18 bit signed word. By extending the sign bit of this word to the left, a 36 bit word is formed. This 36 bit word then enters into the configuration process just as the 36 bit content of A would enter into the configuration process in a LDA.


DETAILS. After E is cleared, quarter 3 and 4 of E are complemented based on the sign of the word in X. The content of X is then jammed into $E_{2,1}$. Note that the effect is as if X contained a 3rd and 4th quarter and the sign of X were extended into these quarters.

After E is loaded with the sign extended content of X, the normal configuration and sign extension process that takes place in a load type instruction occurs.

The content of $E_{2,1}$ is then routed through $N_{2,1}$ and XA into X. The content of X is then written in the X Memory by the XWK counter.

Note that the content of X_i is not changed if an unsuppressed X parity alarm occurred.

RSX



1	RSX	ILLUSTRAT	IVE	EXAM P	LE (14 = 1 314 = 1 34 = 1	Ань	>		<u> </u>
QK	STEP	MEMORY		n		£	N _{2,1}	ХĄ	X	NX	operation .
-		*	M14 M1	SI M2 MI	Cal	C. C. C.	=:=	2 7	2/2 2/1		
OH	0	9	111	111			0,0				CLEAR HE, T
02-11	3		y4 1 43	1 42 1 41	1		1			des de e	READ
109	3			1	0	0 0 0				en e	CLEAR E
юв	①				1	1 0 0		232 230			EXTEND SIGN OF X
119	⑤				1	1 2/2 2/	2 2				LOAD EN WIR XAT
118	0				751	1 1 1243					
13#	0				31	ys 1 121					CONFIGURATION
138	8				yil	1					
142	9				3 5	010 4				2 g C	21 6W
14 B	0	5. 6-			33	1 1 134	11.1				Extension
ગ્રવ	0		1		1		1 41	1 34	1	-	LOAD Non with En
539	©) -				1111			1 31	4. J	LOAD X will XA
23	(3)	1.50g. 			91	8 82 3				5, 11	ULTIMATE PULSE
21-31	(3)	4	1	11 1		1111	1		j	1 134	REWRITE

00	d	QIstart	start > FK
01	4		N _{2,1}
		SEE QKM TIMIN	
09	d		
10	d		L1 XAS
10	В	X ₁ ^{5.9} · · · · · · · · · · ·	LC→ E4,3
	d		XA - 1 → E _{2,1} 113 - QK
	β		<u>P</u> E
13	X		LI XR LI XB M 31 E
	В		IP E
14	Z		LOPI, LOPI, LOPI,
	В		SE E
21	٨		$E_{2,1} \xrightarrow{1} N_{2,1}$ $Lo XAS$
22	d		Lstart XWK XA J X
23	ď		M O,1 → E Lo → EB
	<u></u>	SEE QKM TIMI	NG
31	~		

OP Class Decoder Lines Up: PKIRdef, PKIRQK, QKIRload, QKIRld & QKIRX

SKX 12

SKIP ON INDEX

OP CODE DESCRIPTION. SKX performs a conditional skip based on a comparison of the content of the specified index register (X_j) and the base address, <u>or</u> it replaces or augments the content of the specified index register with the positive or negative value of the base address. SKX can also lower the flag of its own sequence and raise the flag of any other sequence. SKX is a non-configurable and non-indexable instruction.

SPECIAL FEATURES. SKX has an extended PK cycle (PK^{25} through PK^{31}) and no QK cycle. The $PKIR_{CF}$ bits are used for a special purpose.

DETAILS. The instruction may be differentiated into two distinct types based on PKIR $_{CF_3}^0$. If PKIR $_{CF_3}^0$, the instruction is a SKIP type and if PKIR $_{CF_3}^1$, the instruction is a SKIP type. There are four versions of each type, based on the state of the PKIR $_{CF_2}^0$ and PKIR $_{CF_3}^1$ bits.

Consider the $\overline{\text{SKIP}}$ example illustrated. The content of the index register is loaded into X at PK^{13 α}. The content of X is then replaced by jamming the base address via the X Adder into X. The content of X is then written into the X Memory by XWK.

The variations in the $\overline{\text{SKIP}}$ instructions involve changing the sign of the base address (CF_1^1) and/or adding the original content of the selected X register (CF_2^1) before storing it in the X Memory.


Similarly, there are four SKTP type instructions. Consider the SKTP example illustrated. The content of the index register is loaded into X at $PK^{13\alpha}$. The base address is then indexed and loaded into X where the sum is complemented. Note that the content of X will be negative and non-zero only when the negative value of the base address is arithmetically less than the value of the content of the index register.

The content of X is now sampled by the XJ net. If the content of X is in fact negative and non-zero, the XJ level is generated and P is indexed. Note that P was previously indexed in $PK^{24\alpha}$. The balance of the instruction restores the original value of the index register in X. The content of X is then written in the X Memory by the XWK counter.

The variations in the SKIP instructions involve the type of comparison of the base address and the index register that is used to make the SKIP decision. The comparisons involve the base address or its complement (${\rm CF}_1$) and either an in equality or greater-than-less than (${\rm CF}_2$) comparison.

The logic of all eight variations are listed separately on the timing chart.

SKX also has flag raising and lowering features. When the PKIR DIS REQ level is generated (CF_5^1) , the flag of the current sequence is lowered. If $PKIR_{CF_4}^1$, the flag of the sequence specified by the J bits is raised. Note that if $CF_5^1 \cdot CF_4^1 \cdot K^{eq} J$, i.e., the current sequence is both dismissed and has its flag raised, then the PKIR DIS REQ level is not generated. The flag in this case is lowered in PK_5^{2} and then raised in PK_5^{2} . The sequence change condition are examined in both PK_5^{2} and PK_5^{3} and hence PI_3 can be set in both these states. The instruction cannot lower flags of other sequences, so that the examination in PK_5^{2} cannot erroneously set PI_3 . The wait conditions are examined only in PK_5^{3} .



_					SKIP ON IND	EX			SKX
			Sk	(IP			SKI	P	
		ct3 · ct5 · ct1	cf3 · cf2 · cf1	cf's · cf's · cf';	cf; · cf; · cf;	cf ₃ °·cf ₂ '·cf ₁ '	cf3 • cf2 • cf1	ct3 · ct5 · ct;	ct3 · ct2 · ct1
P	ĸ	(-r< 7j > 5KIP)	(r > ½; ⊃ SKIP)	(-r≠7j⊃sKIP)	(r ≠ ¼j ⊃ SKIP)	(-r+¥j-→¥j)	(r + 7;j → 7;j)	(-r→¥j)	(r→¥j)
13	٨	x M-j - X	xm -j- x	xm -j- x	XM -j- X	xM -j- X	xm -j- x	xm -j- x	x M−¦→ X
14	7	(PI2 • PKIRind + PI1) + XAS	(PI° · PKIR ^{ind} + PI's) -XAS	(PI2° • PKIRING+PI5)XAS	(PI° + PKIRind+ PI's)→XAS	(PI° → PKIRind+PI's)→XAS	(PI° • PKIR ^{ind} + PI' _s)→XAS	(PI° • PKIR ^{ind} +PI' ₅)→XAS	(PI° • PKIR ^{ind} + PI's)→XAS
		LL_XAC	LL_XAC	L1_XAC	L XAC	L¹→ XAC			
15	2		PI° ⊃ Ic→X		PI° ⊃ LC→X	PI° ⊃ lc_X	LL. XAC	LL_XAC	L1_XAC
	_				SEE PKM	TIMING			
25	۵	(PKIR ^o • PKIRdisres. KD ^{oo}) > <u>Idismiss</u> Fleg	(PKIR = PKIRdis req . KD00) > [dismiss Flag	(PKIR ^o • PKIR ^{dis res} •	(PKIR" • PKIR ^{dis req} • KD ⁰⁰) > Idismiss Flag	(PKIR [*] • PKIR ^{dis} re8 • KD ⁶⁶) ⊃ <u> dismiss</u> Flag	(PKIR PKIRdis reg.	(PKIR ^a · PKIR ^{dis res} s· KD ^{OO}) → Idismiss Flag	(PKIR" PKIRdis req. KD00) > Idismiss Flag KD
		L1_XAC	LL_ XAC	L!→ XAC	L¹→ XAC	L'→ XAC	Li→ XAC	L!_ XAC	L⊥_ XAC
26	d	YPAL SUP + XPAL >XA +X	XPAL _{Sup} + XPAL° > XA-j+X	XPAL _{sup} +XPAL [®] >XA -j= X	XPAL _{SHP} + XPAL® ⊃ XA+ j+ X	XPAL _{Sup} + XPAL ^c = XA j - X	XPAL _{sup} + XPAL° > XA-J+X	XPAL _{SAP} + XPAL®⊃ XA- J= X	XPAL _{SHP} + XPAL [©] > XA j- X
		PKIRc+4 > 11 Flag	PKIRcf4 > 11 Flag	PICIRCE > LI Flag	PKIRcf4 > LL Flag	PKIRcf4 > Li Flag	PKIRcf > 11 Flag	PKIRcf > LL_Flag	PKIRcf4 > LL- Flag
27	1	l c →X	ις - Χ	l <mark>c→</mark> X	<u>lc</u> ,X				
				XJ' > <u>b</u> +1-+b	XJ > P+1→P				
28	d	xJ > P4 →P	XJ > P+1P	XJ > P7+1-+P	XJ → P+I→P				
29	×			-		131_ PK	(31_ PK	131 - PK	<u>β</u> PK
30	ر	XPALSUP + XPAL® ⊃XA j~ X	XPAL _{SMP} + XPAL®>XA j= X	XPAL _{SUP} + XPAL ^o >XA-j-X	XPAL _{SUP} + XPAL ^c > XA ++X				
		lc_X		l <u>e</u> X		l ⊆ ⊷X		L <mark>C →</mark> X	
31	d	Istart XWK	start XWK	<u>lstart</u> XWK	Istart XWK	istart_xwk	Istart XWK	<u>Istart</u> XWK	istart XWK
'		PIchsel > L.PI3	PIchsel > Lippi3	PIch red > Li-PI3	PIch reg > LL PI3	PIchreg > [1 PI3	PIch res > LL_PI3	PIchres > LLPI3	PIchres > LippI3
		(PKIR" PKIRdis reg.	(PKIR" PKIRdis reg.	(PKIR PKIRdis ret .	(PKIR PKIR dis reg .	(PKIR's PKIRdisres.	(PKIR" · PKIRdisres · S5affres) > L1 CSK	(PKIR" PKIR" = PKIR STEER .	(PKIRG · PKIRdis reg. 55aH reg) > LI_CSK4

OP Class Decoder Lines Up:
$$PKIR_{cf_{5}^{'}} \cdot (\overline{K^{eqJ} \cdot PKIR_{cf_{4}^{'}}}) \cdot \cdot \Rightarrow PKIR^{dis} \stackrel{req.}{} PKIR^{def}$$

$$PKIR^{def}$$

$$PKIR^{def}$$

$$PKIR^{dis} \stackrel{req.}{} PKIR^{dis} \stackrel{req.}{}$$

$$XJ = X_{29}^1 \cdot (X_{28}^0 + \cdots + X_{11}^0)$$

 $r = (last)$ direct address.
Ordinarily, if no deferred address, then $r = y$

EXCHANGE INDEX (WITH MEMORY)


OP CODE DESCRIPTION. EXX "exchanges" the content of the specified index register (X_j) with part of the content of the selected Memory Element register. EXX is a configurable, but non-indexable instruction.

SPECIAL FEATURES. The content of the X register is treated as an 18 bit signed word. By extending the sign of this word, a 36 bit word is formed. This 36 bit word then enters into the configuration process just as the content of A would enter into the configuration process in an EXA.

DETAILS. E is cleared and quarters 3 and 4 of E are complemented if the sign of the word in X is a ONE. The content of X is then jammed into $E_{2,1}$. The effect is <u>as if</u> X contained a 3rd and 4th quarter and the sign of X were extended into these quarters.

After E is loaded with the content of X, the content of M and E are exchanged under configuration and sign extension control. The content of M is then stored in the selected Memory Element register and the content of $E_{2,1}$ is placed via $N_{2,1}$ and XA in X. The content of X is then written in the X Memory by the XWK counter.

EXX



		EXX ILL	רצט	TRA	TI	/E	E>	(A)	1PL	E	(A	SSUMI	٤ ,	12.4 = 43.4 =	Ano	-	
QK	STEP	MEMORY		۲	1			Ε				N _{L,1}	X	A	X	×H	OPERATION
	_	3	my	ms	m	m,	C4	e _s	e2	e,		1			212 211		1
019	0		1	1 +	16	11	Ш	1	11		0	0					CLEAR NZI
62 - N	@		3	ا لا	19,	18.											PEAD
109	③					1	0	0	0	0			Ţ				CLEAR E
10В	60					1	1	ı	0	0			zji	z _{ji}			ExTEND SIGN 21
119	<u>©</u>			1			1	1	1 ² j2	z _{ji}							LOAD E3,1 WITH XA
IIB	0					14	γjı	1		2/2							
13B	ර ම		*11		77	3	\$ 70	•	2/2	2j2	1	Appendix Serger Hall-Books					Configuration
144	(9)						y.	٥	0	41							SIGN
HE	℗	is the desired control of the second control					Js	1	1	4	•	•					EXTENSION
210	0	; ; ;					بزيح	1	yz	5	1	141	1	74	PV		LOAN NZ, WITH EL,
2 2d	(3)														1 131	•	LOAD X WITH XAT
21-31	(3)	xj. 1 32 3		1					I					,	1,1	1 34	12 EWRITE

OP Class Decoder Lines Up: PKIRak, QKIRId, QKIRst, QKIRSTOR, QKIRX 2-1161

ADD INDEX (TO MEMORY)


OP CODE DESCRIPTION. ADX adds the content of the specified index register (X_j) to part of the content of the selected Memory Element register. The sum is stored back in the selected Memory Element register. ADX is a configurable, but non-indexable type instruction.

SPECIAL FEATURES. The addition that occurs in the X Adder treats the content of $\mathbb{N}_{2,1}$ and X as two, 18 bit signed numbers. Two distinct configuration processes take place during the instruction execution logic.

DETAILS. E is cleared. Then, after the normal configuration and sign extension process that takes place in a load type instruction has occurred, the content of $\mathbb{E}_{2,1}$ is transferred to $\mathbb{N}_{2,1}$ and algebraically added to the content of X. The result of this addition is transferred back into $\mathbb{E}_{2,1}$.

The normal inverse configuration process that takes place during a store type instruction then takes place. Finally the content of M is stored in the selected Memory Element register.

ADX 15



AD	× I	LLUSTRATIVE	EXAMPLE (ASS	X1.9=1 SUME 71.9=1 ANS)
	Step	HEMORY	М	E	N _{2,1} XA	XX	Y OPERATION
_) [4 -	ma wa me m,	e4 e3 e2 e		- 2/2/2/4	
ાવ	<u> </u>		4 4 4 4		0'0	+	CLEAR NE,1
02-11	(9)		91 A A A	4 1 4 1 4 1 4			READ
109	(3)			01000			CLEAR E
Иß	④			0,0,0,0	, 1		
130	©	•		414,10,0			CONFIGURATION
138	©			y3 01 0 y4			(LOAD)
143	①			1 '		##	
; ;		-		210,0194			SIGN
148	(3)			43 11114	4 4 4	•	EXTENSION
159	9			35 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 ya x,2+1 x	#	LOAD No, with Earl
169	<u>(1)</u>			41,00			CLEAR EZ,
184	0			ا چنا ا ا ک ^ن ی ^{دا} ا د			LOAD EZ, I WITH XA
188	②			z _{irt} gal Y ₂ z _{ir} t1			CONFIGURATION
44	(3)	(35 73 73 72 71	1 1 1 1			(STORE)
ત્રાહ	(4)			3-31 25 72 31			ULTIMATE PULSE
21-31	(3)	اللا الله الله الله الله الله الله الله	+1+1+1+	111111	+ + + +	1	REWRITE

* THE + SIGHS ON THIS CHART INDICATE AN ARITHMETIC SUM AND NOT A LOGICAL SUM.

K	24	ム	

00	d	QIstart	Istart FK
01	ನ		N _{2,1}
		SEE QKM TIMING	
09	d		
10	8		E LL XAS
	2		113_QK
11	В		LT_ E
	2		M 0, 1 → E
13	В		LP_E
14	×		I O E SE XAC
14	В		SE E
15	4		$E_{z,1} \xrightarrow{1} N_{z,1}$
16	J		Lo PI,
17	4		
	2		XA - 1 → E _{2,1}
18	В		FE
19	×	MPA · · · · · · · >	$E \xrightarrow{\sigma_{j} l} M$
	d		
21	4	QKMYFF	M O,1 FE
55	2		
-	d		Lº_EB
		SEE QKM TIMING	
71	عا		


DEPOSIT INDEX (IN MEMORY)

OP CODE DESCRIPTION. DPX "deposits" the content of the specified index register (X_j) into the selected Memory Element register. DPX is a configurable, but non-indexable instruction.

SPECIAL FEATURES. The content of the X register is treated as an 18 bit signed word. By extending the sign of this word, a 36 bit word is formed. This 36 bit word then enters into the configuration process just as the 36 bit contents of A would enter into the configuration process during a STA.

DETAILS. After E is cleared, $E_{4,3}$ is complemented, based on the sign of the number in X. The content of X is then jammed into $E_{2,1}$. Note that the effect is <u>as if</u> X contained a 3rd and 4th quarter and the sign of X were extended into these quarters.

After E is loaded with the sign extended contents of XA, the normal configuration and storing process takes place as in a STE.



		DPX ILLUSTE	TAS	IVE	E	×Α	MP	LE (Assi	UME	X2.4)=) }=/ 	An	Ď	\ 	<u> </u>		<u>()</u>
Q(Step	Memory		И				E			7	1,1	x	A	×		хn	OPERATION
	_	પ્	m4	m ₃	w)z	m,	ea	es	e,	e,	_	Ī	_	_	2/2	212		
014	Θ	٥	Į.	1	1+	1	П	1	1	-	0	0	Li.	1	-	1		CLEAR NE,1
02-11	②	TOTAL TALL THE SERVICE	y	1 43	142	4,	1	1	1 1	,								READ
104	3			1			0	0	0	0			1	•				CLEAR E
108	(9)			!			1	1	0	اه			2 j2	z,	1			EXTEND SIGN 2
119	ග					1	١		2/2	x_{j_1}				11				LOAD EZ, WITH XAT
118	0					1	3	1	11	212				1				
13 0	0	i	231	1	42	13		1	!					1				CONFIGURATION
BA	ම			1	1		i	Ĭ	2/2	31								
219	(3)		П				2/1	١,	1 42	3'			П					ULTIMATE PULLE
21-31	0	23, 1 42 31	H	1	1	1	1	1	11	1		1+	4	14	1]+	Ī	REWRITE

100 PK

	00	d	QIstart Start FK
	01	۵	Lo_Nz,I
			LI_ XAC
			SEE QKM TIMING
	09	d	Lo_PI,
	10	٨	LO_E LI_XAS
	10	В	X _{2.9} · · · · · · · · · · · · · C E _{4,3}
		7	XA - ¹ → E _{2,1}
) }	β	L₱_E
QK	12	L	
ωn,		d	\overline{MPA} \Rightarrow $E \xrightarrow{\alpha_{J}} M$
	13	В	₽,E
			Lo PI,
	14	ح	IZI QK
			M_0,1_
	21	d	
	22	d	
	-	d	L°→EB
			SEE QKM TIMING
	31	d	

OP Class Decoder Lines Up:

PKIR^{def} PKIR^{QK} QKIR^X QKIR^{S†} QKIR^{S†}

SKIP ON MEMORY

OP CODE DESCRIPTION. SKM allows a programmer to select and use any bit in a memory word as an operand. This bit can be used to make a decision whether or not to SKIP. The bit can also be altered. Finally, the whole memory word can be rotated. SKM is a non-indexable and non-configurable instruction.

SPECIAL FEATURES. SKM has an extended PK cycle (PK 25 through PK 31). PK waits in PK $^{25\alpha}$ until QK reaches QK $^{14\alpha}$. The J bits (N $_{3.6-3.1}$) and CF bits (N $_{4.8-4.4}$) are used for special purposes. The ESKIP BIT net samples the state of the selected bit. The operand can be rotated by an E $\frac{1}{\text{CYR}}$ M pulse.

DETAILS.

Operand Bit Selection. The N_J bits are used to select the operand bit. The scheme uses $N_3.6$ and $N_3.5$ to determine the quarter and $N_3.4 - 3.1$ to select the bit in the quarter. In practice all the bit sampling and altering occurs in E_1 ; therefore, it is necessary for the operand to be read out, copied into E and the quarter containing the selected bit permuted into E_1 before the sampling occurs. The permutation is accomplished by transferring the content of $N_3.6 - 3.5$ into QKIR and clearing QKIR . CF_{9-4} then specifies a 36 bit fracture with all quarters active, while S_{9-3} coeffices the permutation required to place the selected quarter into S_1 . The specific bit examined in S_1 is selected by S_1 .

In addition to examining the bits in E_1 certain other specific bits can be examined directly, e.g., $M_{4.10}$, MP and MP $_{38}$. In this case, the operand quarter specified by $N_{3.6-3.5}$ has no logical significance.

 $\underline{\underline{\text{Decision Logic}}}.$ Three independent decisions are made based on the state of the $\underline{\text{QKIR}_{\text{CF}}}$ bits.

 ${\rm CF}_5$ and ${\rm CF}_{\mu}$ - determine the conditions for skipping.

 ${
m CF}_3$ - determines whether or not the operand is to be rotated.

 ${\rm CF}_2$ and ${\rm CF}_1$ - determine whether or not the selected bit is to be altered.

(See accompanying DECISION LOGIC tables.)

Note that the execution logic allows M_P and MP_{38} to be sampled (i.e., sensed), but not altered. All the other selected bits may be sampled and/or altered.

Note also that the selected bit is first sensed, and then altered. The whole word is not rotated until afterwards.

SKM 17

N3.6	N _{3.5}	QKIRctz	QKIR _{ct} ,	QUARTER SELECTED	PERMUTATION DECODED
Ö	0	1	ı	4	/ //
0	١	0	0	1	1 1 1
1	0	0	1	2	XX
ı	1	1	0	3	\times

	BIT SELECTED													
N _{3.4}	N ₃₋₃	Nz.z	N3.1	BIT DECODED										
0	0	0	ı	Ei.i										
0	0	1	0	Eiz										
0	0	ı	ı	Eus										
0	1	0	0	Еі.4										
0	-	0	1	Eis										
0	١	1	0	Ei.6										
0	-	١	ı	Ei.7										
1	0	0	0	Ei.8										
1	0	0	1	Ei.9										
	0	1	0	M4-10										
	0		_	Mp										
1	1	0	0	MP ₃₈										

Examples of complete BIT SELECTION:

 $N_{3.6-3.1}^{110010} \supset E_{3.2}$ $N_{3.6-3.1}^{010011} \supset E_{1.3}$

OPERAND BIT SELECTION LOGIC

MP38 = 0"

		1
*SKIF	o Loe	ic @ PK ^{3ld}
PKIR _{cf5}	PKIRcf4	Pulse
0	0	
0	ı	P7+1→P
l	0	$E_{i,j}^{\circ} \supset \overline{P'} + 1 \longrightarrow P$
l	١	Elj > P+1→P

"ROTATE	E Locic @ QK19d									
PKIRcf3	Pulse									
Ö	E <u>0,1</u> ► M									
l	E - cyr→ M									

					
Ei.j		=	SELE	CTED	Віт
M4.10, MP	, MP38	=	SELE	LTED	ВІТ
Mp & MP3	8 MA	۲ ۱	3E 51	ENSE	D BUT
UNLIKE	THE	ОТ	HER	SELE	CTE

MAKE	MAKE" LOGIC @ QKIBA					
PKIRcf2	PKIR.	Pulse				
0	0					
0	-	L⊆_Ei.j				
ı	0	lo <u></u> Ei.j				
١	1	Ľ→ Ei.j				

BITS MAY NOT BE ALTERED.

Decision Examples: (Assume $N_{3.6-3.1}^{110010}$, i.e. $E_{3.2}$ is Selected Bit)

$$\begin{array}{lll} PKIR_{c}f_{5-1}^{[iiii]} > (E_{3.2}^{i} > \overline{P^{7}}+1 \longrightarrow P; & \underline{l} \perp E_{3.2}; & \underline{E} \stackrel{1}{\leftarrow} M) \\ PKIR_{c}f_{5-1}^{0iool} > (& \overline{P^{7}}+1 \longrightarrow P; & \underline{l} \subseteq E_{3.2}; & \underline{E} \stackrel{0,1}{\leftarrow} M) \end{array}$$

DECISION LOGIC

	24	8							
/	25	7	QKI44 QKIRSKM > 131 PK, PK+1-+-PK						
Λ	3,	2	PIch seq						
	31	~	Eskip bit						

00) 2					
01	8	PKIR ^{skm}	LO N _{2,1} L1 XAC N _{3.6,3.5}			
	SEE QKM TIMING					
09	1					
10	d					
11	d		13 QK			
	2		M -0,1 - E			
13	В		<u>1</u> ? €			
14	d		118 QK, 131 PK			
18		PKIRcf; · MPA · · · · · > PKIRcf; · PKIRcf; · · · · > PKIRcf; · PKIRcf; · · · · > PKIRcf; · PKIRcf; · · · · >	LC ELJ			
-	В		₽₽E			
19	d	PKIR of 3 · MPA · · · · > > PKIR of 3 · (MPAL sup + MPAL°) >	$ \begin{array}{c} \hline E & 0,1 \\ \hline a,p & M \end{array} $ $ \begin{array}{c} E & \downarrow \\ \hline cyr & M \end{array} $			
20	d					
21	d.	QKMVFF	M O,1 E LO_EB			
22	2					
23	3 2		LO_EB			
		SEE QKM TIMING				
31	~	oder Lin es U p: PKIR ^{def} , PKIR ^{dis} , PKIR ^Q K & QKIR ^{store}				

OP Decoder Lines Up: PKIRdef, PKIRdis, PKIRQK & QKIRStore

Eskipbit = [PKIRcf4 · (Ej · PKIRcf5]] + [(PKIRcf4 · Ej) + (PKIRcf4 · PKIRcf5)]


Ej = selected bit is a "one". Ej = selected bit is a "zero".

LOAD E (FROM MEMORY)

OP CODE DESCRIPTION. LDE "loads" the content of the selected Memory Element register into the E register. LDE is a configurable and indexable instruction.

SPECIAL FEATURES. The "ultimate pulse", which normally copies the content of the memory word into E in QKIR type instructions, does not occur.

DETAILS. See the description of the LDA (B, C and D) OP codes for an explanation of the basic "loading" process. The execution logic for LDE is similar to that for the other LD- OP codes, except that the transfers copying the content of the specified register into E and vice versa are omitted since E is the specified register, and the "ultimate pulse" does not occur.



LPE ILLUSTRATIVE EXAMPLE							
QK	STEP	MEHORY	М	Ε	OPERATION		
_	-	当	λU	e	1/1/1/16/1		
02 -11	0	Ŏ	4	е	READ		
11B	3	0	350	eF			
1361	3	0	33	er ly	CONFIGURATION		
128	4	0	4	elycr			
112	(3)	0	77		SIGN		
148	©	0	3	elycise	EXTENSION		
11-31	a	y	y	elyrise	REWRITE		

	٥٥	م	QIstart		• •		· · ɔ	[start FK,	LO PI,
	01	L							
					SEE	QKM	TIMING		
	09	8							
	10	X						-	
		ℴՀ						113_QK	
	11	B						P→E	
		4						M 0,1 = E	
QK	13	В						IP_E	
,	14	૪						C E	
	ŀΤ	B						C E	
	51	ď							
	22	۷							
	23	٧						LO EB	
	31	۷							
				-					

OP Decoder Lines Up:

PKIRdef
PKIRUND
PKIRUK
QKIRID
QKIRE
QKIRID

SPECIFY CONFIGURATION (FROM MEMORY)


OP CODE DESCRIPTION. SPF "specifies" configuration by loading the content of quarter 1 of the selected Memory Element register into the specified F Memory register. SPF is an indexable, but non-configurable instruction.

SPECIAL FEATURES. The FK counter controls E register pulses during part of the instruction.

DETAILS. The 36 bit operand word in the selected Memory Element register is placed in E. The FK cycle initiated in $QK^{13\alpha}$ then places the content of quarter 1 of E into the F Memory register specified by the PKIR_{CF} bits.

The effect of the permuting in E that occurs during the FK cycle is nullified by the "ultimate pulse" that copies the content of M into E.

SPF 21



00	d	
01	لا	
		SEE QKM TIMING
09	٨	
10	Z	lo_E
11	×	113 → QK
13	4	Istart FK M-0,1→E
1	۷	[≥1 → QK
SI	d	Lo. PI,
SS	×	
23	لا	M O,1 E
31	a	

OP Class Decoder Lines Up: PKIRdef
PKIR^{QK}
PKIR^f
PKIR^{lf}
QKIR^{load}
QKIR^{specify}

SPECIFY GROUP (OF FOUR CONFIGURATIONS FROM MEMORY)

OP CODE DESCRIPTION. SPG "specifies" a group of four configurations by loading the content of the selected Memory Element register into four successive F Memory registers. SPG is an indexable, but non-configurable instruction.

SPECIAL FEATURES. PKIR $_{
m CF}$ specifies the initial address of four successive registers in the F Memory. PKIR $_{
m CF}$ is indexed three times. Quarter-wise shifting to the right occurs in E during the instruction. FK controls E register pulses during part of the instruction.


DETAILS. The 36 bit operand word in the selected Memory Element register is placed in E. The FK cycle initiated in $QK^{13\alpha}$ repeats four times the process of storing the content of E_1 into the specified F Memory register. y_1 (see attached figure) is stored in the F Memory register specified by the CF bits originally transferred from $N_{4.8}$ - 4.1 to $PKIR_{CF}$. (In the figure, these bits select register F_0 in the F Memory.)

Before the first FK iteration, $PKIR_{CF}$ is inhibited from indexing. However, before the second FK iteration, $PKIR_{CF}$ is indexed by one so that it selects the next F Memory register.

After the transfer between \mathbf{E}_1 and the F Memory, the content of E is shifted quarter wise to the right. Thus, in the second iteration \mathbf{y}_2 is stored in the F Memory.

At the end of four iterations, E contains the original operand word so that no "ultimate pulse" need occur.

SPG 22



00	0 2	
01	12	
		SEE QKM TIMING
09	2	
10) «	lo, E
11	×	LI3_QK
k 13	5 d	<u> start</u> FK M 0,1 ► E
14	12	SI → QK
21	اما	Lo → PI,
22	2	
23	3 0	131 QK
	d	

OP Class Decoder Lines Up:

PKIR def
PKIR QK
PKIR f
PKIR f
PKIR f
QKIR load
QKIR specify

LOAD A, B, C, D (FROM MEMORY)

OP CODE DESCRIPTION. LD- "loads" the specified Arithmetic Element register with the content of the selected Memory Element register. These are configurable and indexable instructions.

SPECIAL COMMENT. The execution logic for these instructions is found, in modified form, in all the ${\tt QKIR}^{\tt LOAD}$ type instructions.

DETAILS. The basic "loading" process consists of:


- 1) "Reading" the content of the selected Memory Element register into M. Slight variations will occur in this process depending on which memory register is selected.
- 2) Loading E with the content of the specified Arithmetic Element register. This is necessary in order that the configuration operation which follows will not disturb the inactive quarters of the specified Arithmetic Element register.
- 3) Configuring the operand. This consists of: (1) inversely permuting E, (2) transferring the content of M into E under "permuted activity" control, and (3) directly permuting the content of E.
- 4) Extending the sign of the configured operand. This is accomplished by a clear and complement operation under "sign extension" control.
- 5) Loading the specified Arithmetic Element register with the content of E.
- 6) Firing off an "ultimate pulse". This copies the original operand word from M into E.
- 7) Rewriting the original operand back into the selected Memory Element register. In the case of the V Memory, a rewrite phase is not necessary since the readout is not destructive.

LDA 24

LDB 25

LDC 26

LDD 27



LDE	5 Fe	om V	MLL	STRATI	VE EX	AHPLE
q.c	STEP	W Henory	М	ш	В	OPERATION
_	-	34	×	શ	Ь	
02-11	Ө	8	¥	0	Þ	READ
Į.	@	0	35 (b	Ь	E SETUP
113	3	0	y	₽	A	CONFIGURATION
130	④	0	4	b= 14m	ь	CONTINUE
138	(3)	0	y	b 1 yes	Ь	
Hd	0	0	71	b 1 ycrs		Sien
198	0	0	30 xb	- 1 October	,	Extension
319	®	0	y	b lyase	ь У _{ст.}	"Load B"
734	9	O	ð	y	b lyck	
21-3)	(1)	y	Þ	St.	b Yerse	

Lt	B	FROM I	3 11	LUSTRA	TIVE EXAMPLE
ΦK	step	В	М	E	OPERATION
	_	Ь	m	e	111111111111111111111111111111111111111
201	0	Ь	е	0	
34	0	Ь	е	Ь	14 0-11
901	(3)	ь	Ь	e	M SET UP
10-3	<u>a</u>	Ъ	Ь	0	
119	(3)	Ь	Ь	Ь	E SET UP
411	0	Ф	Ь	ā d	_
उठ	0	Ъ	Ь	bol be	CONFIGURATION
13 B	(6)	Ь	ط	b 16cF	
143	0	0	ЬЗ	b bcfse	Sièn
115	(b)	0	P)	se.	EXTENTION
214		b Iberse	Ь	b bogg	"Load B"
234	(0)	b I besse	Ь	Ь	ULTIMATE PULSÉ

LDI	8 FR	om E	LLUST	PATIVE	FXAMPLE
QK	STEP	В	М	E	OPERATION.
_	_	σ	m	e	
29	0	ь	e	0	
30	3	Ь	e	e	M SFI UP
100	3	Ъ	e	0	·
119	④	ь	е	Ь	E SET Up
пβ	(3)	Ф	e	ÞF	CONFIGURATION
139	0	Ь	e	b-16	TOTAL INDEXTINA
138	6	Ь	e	b lecf	
144	Ø	0	e }	ь 1e _{c 5}	SIGN
148	9	0	e)	S I CE	EXTENSION
210	(b)	b 1 Ccfse	e	b lectse	"Load 8"
230	13	b legge	હ	e	ULTINATE RISE

LDA(B, C and D) (24 (5, 6 and 7))

PK 24 2 LOO_ PK

00	٨	QIstart .			· · · ⊃	Istart → FK,	LO_PI,
01	X						
			SEE	QKM	TIMING		
09	d						
10	4					IO_E	
11	4	QKIR ^{lda} QKIR ^{ldb} QKIR ^{ldc} QKIR ^{ldd}			0 0 0 0	L13 QK A 1 E B 1 E C 1 E D 1 E	
	В					L₱ E	
-	2					M 0,1 - E	
13	\vdash					11. E	
14	d	QKIR ^{lda} . QKIR ^{ldb} . QKIR ^{ldd} . QKIR ^{ldd} .	· · ·			lo C	
	B					SE E	
21	۵	QKIR ^{Ida} . QKIR ^{Idb} . QKIR ^{Idc} . QKIR ^{Idd} .		• •	· · · ɔ	E	
55	d	C. Cart					
23	4					M 0,1 - E L0 - EB L31 - QK	
_	1						

OP Class Decoder Lines Up: PKIRdef, PKIRind, PKIRQK, QKIRld, QKIRlad & PKIRAE

QKIRlda > QKIRA; QKIRldb > QKIRB; QKIRldc > QKIRC; QKIRldd > QKIRD

CAN 6-6-61


STORE E (IN MEMORY)


OP CODE DESCRIPTION. STE "stores" the content of the E register in the selected Memory Element register. STE is a configurable and indexable instruction.

SPECIAL FEATURES. The "ultimate pulse", which normally copies the word to be "stored" in memory also into the E register, does not occur.

DETAILS. See the description of the STA (B, C and D) OP codes for an explanation of the basic "storing" process. The execution logic for STE is similar to that for the other ST- OP codes, except that the transfers copying the content of the specified register into E and vice versa are omitted, since E is the specified register, and the "ultimate pulse" does not occur.

STE 30





STE W V ILLUSTRATIVE EXAMPLE							
GK	STEP	V Memory	Ħ	E	operation :		
-		7	W	٤			
02-11	0	0	4	e	READ		
IIβ	(3)	0	¥	eF	Configuration		
132	3	0	4 18cF	ep	COMPIGUELIAN		
138	①	0	y leef	e	RESTORE E		
21-31	(5)	418cF	ylect	е	REWRITE (Store E")		

STE IN E ILLUSTRATIVE EXAMPLE								
OK	STEP	Ε	М	OPERATION				
)	~	e	m					
024	0	٥	e	M SET UP				
094	a	e	e	11 SEI UP				
113	(3)	еF	е	^				
134	4	e _P	e lecf	Configuration				
138	⑤	е	e leg	Restore E				
212	0	elecf	e	"Store F" in E				

	00	٨	QIstart =	estart FK, Lo PI,
	01	×		
			SEE QKM TIMIN	IG
	09	×		
	10	ح		
	11	В		₽₽E
	12	2		
		L	MPA · · · · · · · =	$E \xrightarrow{0,1} M$
	13	В		L₱ E
QK	14	d		[≥1 , QK
	21	d	QKM ^{VFF}	M OI E
	22	X		
Ī	23	X	OKWAŁŁ · AWDE · · · · =	M = EB
			SEE QKM TIMIN	G
	31	4		

OP Class Decoder Lines Up:

PKIRdef PKIRind PKIRQK QKIR^{s†} QKIR^{s†} QKIR^E


FILE CONFIGURATION (IN MEMORY)

OP CODE DESCRIPTION. FLF "files" the content of the specified F Memory register in the selected Memory Element register. FLF is an indexable, but non-configurable instruction.

SPECIAL FEATURES. An FK cycle is initiated during the PK cycle. The PK counter controls the E register pulses during part of the instruction. Quarter wise shifting to the right occurs in E.

DETAILS. The FK cycle, initiated by $PK^{13\alpha}$, shifts the content of E quarter wise to the <u>right</u>. The content of the F Memory register selected by the $PKIR_{CF}$ bits is then loaded into E_{l_1} . The content of E is then shifted quarter wise to the <u>left</u>. This leaves the content of the selected F Memory register in E_{l_1} . The FK counter then stops and the QK counter starts. At $QK^{13\alpha}$ the content of E_{l_1} is transferred into M_{l_1} . This places the content of the selected F Memory register in M_{l_1} and leaves $M_{l_{l_1-2}}$ with its original content. The content of M is then written in memory.

FLE



PK STEP HENORY M E CARCE HENORY OPERATION

ELIGIBEE F

O-2

O-3

O-2

O-3

O-2

O-3

O-2

O-3

O-4

O-5

O-6


O-7

O-7

O-8

O-8

FK2ND LL FI; FI PI OKS START = QI START



	00	d	QIstart		Lo→ PI,
	01	ム			
			SEE	QKM TIMING	
	09	d			
	10	X			
	11	×			
	12	4			
QK	13	×	MPA · · · ·	· · · · ›	$E_{i} \longrightarrow M_{i}$
QN.	14	d			SI OK
	21	d	QKM ^{VFF} · · ·		M O,1 E
	22	Z			
	23	J			LO_EB
		· 1	SEE	QKM TIMING	
	31	ょ			

OP Class Decoder Lines Up:

PKIR^{def}
PKIR^{QK}
PKIR^f
PKIR^{sf}
QKIR^{store}
QKIR^{file}

FLG 32

FILE GROUP (OF FOUR CONFIGURATIONS IN MEMORY)

OP CODE DESCRIPTIONS. FLG "files" a group of four successive F Memory words in a single register in the Memory Element. FLG is an indexable, but non-configurable instruction.


SPECIAL FEATURES. An FK cycle is initiated during the PK cycle. The FK counter controls E register pulses during part of the instruction. $PKIR_{CF}$ is indexed three times. Quarter-wise shifting to the right occurs in E.

DETAILS. The FK cycle, initiated by $PK^{13\alpha}$, repeats four times the basic process of loading E with the content of an F Memory register. The first word read out of the F Memory comes from the register selected by the CF bits. The content of E is shifted quarter wise to the right before the content of QKIR_{CF} is copied into E₄. (The content of E₁ is not shifted and is lost.)

Before the first FK iteration, $PKIR_{CF}$ is inhibited from indexing. However, before the second FK iteration, $PKIR_{CF}$ is indexed by one so that it selects the next F Memory register. The content of E is again shifted quarter wise to the right and the new content of $QKIR_{CF}$ is then loaded into E_{l_1} .


At the end of four iterations, E contains the contents of four successive F Memory registers with the first in E_1 , the second in E_2 , f_3 , etc.

After the FK counter has loaded E with the content of four registers in the F Memory, FK stops running. The QK counter then starts and stores the contents of E in the selected Memory Element register.



FK	STEP	MEMORY	М	E E4 E3 E2 E1	QKIRCF	F MEHORY	PKIRCF (F Man ADD)	OPERATION
_				e, e3 e2 e1		611,182,83	Fo	
0-1	(b)			forês es es	fo fo	£0	Fo Fo	LOAD E4 WITH CONTENTS OF TO
2-3	③ ④ ⑤			f foeles	fo f1 f1	_ <u></u>	F ₆ +1 = F ₇ F ₄ F ₄	LOAD E4 WITH CONTENTS OF
4-5	(G) (G) (G)			h fi fore	f ₁ f ₂ f ₂	10.2	F,+1+ F2 F2 F2	LOAD F4 WITH CONTENTS OF F2, i.e. f2
6-7	66			13 Par 1976	f 2 1 3 1 3 1 3 1 3 1 3 1 3 1 3 1 3 1 3 1	42.7	Fight = Fi Fi Fi	LOAD EN WITH CONTENTS OF

FK TO JL FI; FI PI OKS START = OJ START



	а	FILE GROUP	(OF FOUR CONFIGURATIONS IN MEMORY)	FLG
PΚ	24 &		LOO_PK	

	00	م	QIstart
	01	d	
			SEE QKM TIMING.
	09	ム	
	10	×	•
	11	×	
	12	ム	
(TV	13	d	\overline{MPA} \rightarrow $E \xrightarrow{o_1} M$
QK	14	4	131 QK
	21	d	QKMFF
	22	1	
	23		Lo_EB
			SEE QKM TIMING
	31	d	

OP Class Decoder Lines Up: PKIRdet
PKIRGK

PKIR^{def}
PKIR^{QK}
PKIR^f
PKIR^{sf}
PKIR^{ff}
QKIR^{store}
QKIR^{file}

STORE A, B, C, D (IN MEMORY)

OP CODE DESCRIPTION. ST- "stores" the content of the specified Arithmetic Element register in the selected Memory Element register. These are indexable and configurable instructions.

SPECIAL COMMENT. The basic execution logic of these instructions is found in modified form in all the QKIR $^{\rm STORE}$ type instructions.


DETAILS. The basic "storing" process consists of:

- 1) "Reading" the content of the selected Memory Element register into M. Slight variations will occur in this process depending on which memory register is selected.
- 2) Loading E with the content of the specified Arithmetic Element register.
- 3) Configuring the content of the specified Arithmetic Element register. This consists of inversely permuting the content of E and then transferring the content of E into M under permuted activity control.
- 4) Restoring the content of E. This is done by a direct permutation pulse. In STA (B, C, D) this is an unnecessary step, since the effect is wiped out by the succeeding "ultimate" pulse, but it is used by certain OP codes (e.g., STE) which make use of the basic store process.
- 5) Firing off an "ultimate pulse". This copies the word being stored in memory into E.
- 6) Writing, i.e., "storing", the content of M in the selected Memory Element register. This process will vary depending on the memory selected.

STA 34 STB 35

STC 36

STD 37



		_				
ST	Bin	V 1	LLUST B	ATIVE	EXAM	PLE
QK	STEP	V MEHORY	М	E	B	OPERATION
	-	4	٧٢	e	Ь	
02-11	0	0	y	0	ф	READ
14	3	0	Dr.	σ	Ь	E'SET UP
118	3	0	y	₽	Ь	
139	a	0	4 1bcF	b=	Ъ	CONFIGURATION
13B	®	0	y Iber	Ь	Ь	RESTORE E
शव	0	0	4 1 pct	A IPCE	Ъ	ULT MATE PULSE
21-31	①	Al pck	y 16cF	y I ber	Ь	REWRITE (Store B")

ST	بنه ۲	BIL	LUSTRA	ATIVE	EXAMPLE
٩ĸ	STEP	ß	М	E	OPERATION
1—	_	Ь	m	е	
24	0	Ь	е	0	
34	②	Ь	e	Ь	
94	3	Ь	Ь	e	M SET UP
104	4	Ь	Ð	0	
119	©	р	Д	م	E SET Up
ΙΙΒ	0	Ь	ь	Þþ	() = 1
132	<u>(a)</u>	Ь	b 1bcF	ÞÞ	CONFIGURATION
138	(3)	Ь	b bcf	Ь	RESTORE E
214	9	ь	p Ipck	b bcf	ULTIMATE PULSE
22.4	(9)	0	b bcf	b I ber	u Slave P"
139	0	b bcf	b 1bcf	blbcf	₩ B

* STB in E is the same as STB in B
except STEPS (and () are omitted, i.e.
the register manipulations are
completed with the ULTIMATE PULSE

STA (B, C and D) (34(5,6 and 7))

00	2	QIst	art	•	•	٠	•	•	•	•	.)		lstart > FK,	Lo PI,	
01	d												1		
						SE	E	QK	M	T1	MIN	G			
09	d							····							
10	م						-						LO E		
***************************************	L	QKIR QKIR QKIR QKIR	sta stb stc std								· · · · ·		$ \begin{array}{ccc} A & \downarrow & E \\ B & \downarrow & E \\ C & \downarrow & E \\ D & \downarrow & E \end{array} $ $ \begin{array}{cccc} \hline P & E \end{array} $		
	В							···········					IP→E		
15	d												0.1		
	d.	MPA	•		•	•	•	•	•	•	. 7		E o, I M		
13	В												PE		
14	J												ISI OK		
21	d	QKM	VFF	•	•		•	•	•	•	, >	·	M 0,1 E		
SS	2														
23	ム											-	Lº EB		
	-					SEI	E	QK	Μ	TI	MING	G			
31	2	341						-							

OP Class Decoder Lines Up:

PKIRdef
PKIRind
PKIRQK

QKIRSta > QKIRA

QKIRStore
QKIRStb > QKIRB

QKIRStc > QKIRC

QKIRStd > QKIRC


QKIRStd > QKIRD

INTERSECT E (WITH MEMORY)

OP CODE DESCRIPTION. ITE "intersects" (logically AND's) the active quarters of E with the content of the selected Memory Element register. The logical product is left in the E register. ITE is an indexable and configurable instruction.

SPECIAL COMMENT. The logical AND of the content of M and E is formed by copying the ZEROS of M into E.

DETAILS. The logic of this OP code is the same as that of LDE, except that ZEROS are copied into E under permuted activity control in $QK^{13\alpha}$, instead of ZEROS and ONES, and no sign extension occurs.



ITE	Ihhl	STRAT	IVE	EX	AMPLE	
OK Time Level	STEP	МЕМ	М		E	OPERATION
		u	m		e	The second secon
0402-0K"	0		4		e	READ
QK"B	③		25.0		e _p	"INTERSECT " CONFIGURED CONTENTS
QK134	3	1	F	eF	lyapep	OF MEMORY WITH
QK"B	(4)		4	e	1 4cf.e	CONTENTS OF E
ØK 1- ØK 11	(G)	30	37	e	YcF·€	REWRITE

	٥٥	حا	QIstart	, (>	lstart > FK,	Lo⊸ PI,
	01	4						
				SEE	QKM	TIMING		
	09	L						
	10	مل						
		4					113 - QK	
	11	В					L₱ E	
		L					M O E	
QK.	13	В					PE	
•	14	۷		en de la companya de			121 QK	
	15	d			***************************************	······································		
	SS	×						
	23	メ					L○ EB	
		<u> </u>		SEE	QKM	TIMING		
	31	×						

OP Class Decoder Lines Up:

PKIR^{def} PKIR^{ind} PKIR QK QKIR oad QKIRE


OP CODE DESCRIPTION. ITA "intersects" (logically AND's) the active subwords in A with the content of the selected Memory Element register. The logical product is placed in the A register. ITA is an indexable and configurable instruction.

SPECIAL COMMENT. The logical OR of the content of A and E is formed by copying the ONES of A into E. The logical AND of the two factors is formed by complementing in E the logical OR of their two complements.

DETAILS. The E register is cleared and complemented. The content of M is transferred into E under permuted activity control and then the content of E is directly permuted. Finally, the sign of the configured operand is extended. These operations set up E for the logical manipulations that take place during the balance of the QK cycle.

At $QK^{21\alpha}$ the inactive subwords of E contain ONES and the active subwords contain the configured operand with its sign extended. The A and E registers are now complemented. This places ZEROS in the inactive subwords of E.

The ONES in A are now transferred into E. This leaves the logical sum $(\overline{a}+\overline{y_{CF}}_{SE})$ in the active subwords of E and \overline{a} in the inactive subwords of E. E is now complemented. The active subwords of E now contain the logical product $(y_{CF} \cdot a)$ and the inactive subwords contain a. The content of E (the logical AND) is now copied into A. The original operand (y) is rewritten in memory and also copied into E.



6						
QK Time Level	2 78P	MEHORY	М	E	A	OPERATION
-	_	'	m	e	a	
QKOZ-QKII	0		4	e 0	a	READ
ØK 10-7	3		9 20	0	a	E SET Up
QK10B	③		754	1	a	
QK 11B	(4)	4500	350	1គ	a	
QK 13d	(3)		y	1= 1 7%	a	CONFIGURATION
OK 13B	6	and the second	ž	1 1 yes	a	
QK"	①		y	} 1 Y c F s E	a	Sign
ax 19B	(3)		7) 10 se	a	EXTENSION
0K 314	9		8	11405E	ā	" INTERSECT
QK21 B	(19)		3	0/405	ā	SIGN EXTENDED-
GK 359	(1)		à	ā a+ ye 5e	0	CONFIGURED
aris	(1)		7	a larger	O	MEMBER WITH
OK,78	(3)	Todala Sugar Todala	3	4	a languis	CONTENTS OF A.
6K4-0K31	(9)	ÿ	8	B	a larger	

ITA (41)

_					
	00	4	QIstart	Istart FK, L	o→PI,
Ī	01	d			
Ī			SEE QKM TIMING		
-		-,т		The state of the s	
	09	2		10 5	
	10			TO E	
	, 0	В		LC.E	
		ム		113 QK	
a dib identi internas	11	В		L₱ E	
and description		d		M 0,1 ► E	
	13	В		LP_E	
QΚ	14	٨		SE E	
	17	В		C E	
ſ		مل		LC_A	
	21	В	· · · · · · · · · · · · · · · · · · ·	IC.E	
	55	X		A-1-E	
	۲2	В		LC→E	
	23	L		E	
			SEE QKM TIMING		
	31	٨			
1		4			

OP Class Decoder Lines Up:

PKIRdef

PKIRind

PKIRQK

PKIRAE

QKIRID QKIRIOAD

C.A.N. 6-8-61


UNITE A (WITH MEMORY)

OP CODE DESCRIPTION. UNA "unites" (logically OR's) the active subwords in A with the content of the selected Memory Element register. The logical sum is placed in the A register. UNA is an indexable and configurable instruction.

SPECIAL COMMENT. The logical OR of the content of the A and E register is formed by copying the ONES of A into E.

DETAILS. The execution logic for UNA is identical to that for ITA except for the three complement pulses to A and E at $QK^{21\alpha}$, $QK^{21\beta}$ and $QK^{22\beta}$. Thus the logical OR, rather than the logical AND of the two numbers is placed in A.

UNA 42



100 PK

	00	4	QIstart , ,	Istart FK, LO PI,
	01	d		
	The second second		SEE QKM TIMING	
	09	d		
	10	7		LO_E
		d		113 QK
	11	В		E
		2		M 0,1 → E
2 1/	13	В		P.E
QK	14	2		SE CK
	114	В		C E
	21	4		
	22	×		A E
	23	۷		E- ¹ → A M-0,1 → E L○ → EB
			SEE QKM TIMING	
	31	d d		

OP Class Decoder Lines Up.

PKIR^{def}
PKIR^{ind}
PKIR^{QK}
PKIR^{AE}
QKIR^{Id}
QKIR^{Ioad}

SKIP IF E DIFFERS (FROM MEMORY)

OP CODE DESCRIPTION. SED compares the content of the E register with the content of the selected Memory Element register; if any of the active subwords "differ", a SKIP occurs, i.e., P is indexed twice during the PK cycle instead of once. SED is an indexable and configurable instruction.

SPECIAL FEATURES. SED has an extended PK cycle (PK 25 through PK 31). SED is also characterized by: (1) double indexing of P; (2) "exclusive or" transfers between M and E under permuted activity control; and (3) a PK $^{25\alpha}$ waiting state. In this instruction, the active quarters of E are sampled for a non-zero condition by an EXCIP $\overline{\text{ZERO}}$ net.

DETAILS. The SED example shown was worked out for a specific configuration and for specific numerical values of operand and data in E. The general features of the instruction should be apparent from the example.


In the example, the original content of E is shifted quarter wise to the right by an inverse permutation pulse. An "exclusive or" transfer between M and E under permuted activity control then occurs. This is followed by a direct permutation. This process compares the bits in the active quarters of E with the corresponding bits of the configured operand. If the compared bits are identical, ZEROS are left in the corresponding E bit positions; if they are not identical, ONES are left in the E bit positions.

At QK^{14 α}, E₁ contains y₄ + e₁ and E₂ contains y₁ + e₂. In the numerical example, y₄ = e₁, therefore y₄ + e₁ is all ZEROS. However, y₁ \neq e₂, therefore y₁ + e₂ contains some ONES.


The ESKIP ZERO net samples the active quarters of E. An "E different from memory" condition is discovered in E₂ and an ESKIP ZERO level is generated. PK meanwhile jumps to the PK $^{31\alpha}$ state from the PK $^{25\alpha}$ waiting state. Since PK $^{31\alpha}$ sees an ESKIP ZERO level, P is indexed (note that P was already indexed in PK $^{24\alpha}$).

Note that the change sequence condition are sampled both in PK^{2l_4} and in PK^{3l_4} .

The balance of the QK cycle restores E to its original content and executes the write cycle. The numerical example shows how the second "exclusive or" transfer restores E to its original value.



ΦK	STEP	MATORE	М			E		OPERATION
		u t	m			е	f	
02-11	0		4446	E4	e_3	e2	е,	READ
IIβ	3			و,	e ₄	e ₃	' e,	"COMPARE" ACTIVE QUARTERS
134	③			yn⊕e,	ea	<i>e</i> 3	4,⊕€2	OF M and E. SAMPLE SKIP NET (See Below) . SKIP IF
13 B	(b)			e ₄	e_s	4.00	yı⊕e,	E DIFFERS, I.E. IF ANY ACTI QUARTER OF E IS REFO
21β	③			310e,	e_4	1	y,⊕e,	
13 4	0			e,*	e ₁	es	e2 +	RESTORE E
13B	0		4	e	e3	! e2	e,	
21-31	(B)	Ý	Q Q			<u> </u>		REWRITE



			SKIP IF E DIFFERS (WITH MEMORY)	
	24	d		
PK	25	۷	QKIR ^{sed} , QK ¹⁴ ${\sim}$ \Rightarrow 131 PK	
	31	4	Eskip zero	

09 2 10 2 11 B 23 B 22 2 23 B	start	>	Istart FK, LO→PI,
10 d d d d d d d d d d d d d d d d d d d			
10 d d d d d d d d d d d d d d d d d d d	SEE G	RKM TIMING	
2 3 3 3 3 3 3 3 3 3			
11 B 22 24 23			
21 B 22 2			LI3 QK
13 B 14 L 21 B 22 L 23 L			E
13 B 14 L 21 B 22 L 23 L			M⊕E a,p E
14 d 21 B 22 d 23	*		LP_E
22 ~			131 PK
23			P E
23			
1 1 1			M⊕E a,p E
			10 ► EB
L	SEE G	OKM TIMING	
31 2			

OP Class Decoder Lines Up:

PKIRdef
PKIRind
PKIRQK
PKIRdis
PKIRdis
QKIRdis
QKIRE

JUMP ON OVERFLOW (IN A)

OP CODE DESCRIPTION. JOV performs a "jump" to the specified memory address, if the overflow flip-flop in the sign quarter of $\underline{\text{any}}$ active subword of A is set (Z_1^1) . JOV is an indexable and configurable instruction.


SPECIAL FEATURES. JOV has an extended PK cycle (PK^{21} through PK^{31}) and no QK cycle. This is an instruction in which the FK counter is started in the PK cycle, since configuration information is used to determine the fracture and activity of the A register. An AEJ net is used to sample the Z overflow flip-flops.

DETAILS. $PK^{31\alpha}$ samples the AEJ net. If an AEJ level is present, the output of the X Adder is strobed into P and the content of P is transferred into $E_{2,1}$. The output of the X Adder is the indexed base address.

Note that P is not changed if an alarm condition exists (AL) unless the Auto Start switch is turned on.

Note also that the change sequence condition is sampled both in PK^{24} and PK^{31} .

JOV 44



* THE OUTPUT OF THE X ADDERS (XA)
EQUALS THE ARITHHETIC SUM OF
X AND NIL

			JUMP ON OVERFLOW (IN	A7 JUV
	24	L		
	25	ح	AEB + QB' + FI° · · · · >	PK'+1-/-PK
DK	26	d		131 PK
PK	31	ل	AEJ · · · · · · · · · · · · · · · · · · ·	$P \xrightarrow{j} E_{2,1}$ $XA \xrightarrow{j} P$ $L^{\perp} PI_{3}$

AEJ =
$$PKIR^{jov} \cdot \begin{bmatrix} Z_1^{i} \cdot QKIR^{f_3+f_4} \cdot QKIR^{ext} \cdot act_1 \\ + Z_2^{i} \cdot QKIR^{f_2+f_4} \cdot QKIR^{ext} \cdot act_2 \\ + Z_3^{i} \cdot QKIR^{f_4} \cdot QKIR^{ext} \cdot act_3 \\ + Z_4^{i} \cdot QKIR^{ext} \cdot act_4 \end{bmatrix}$$

JPA 46

JUMP ON POSITIVE A


OP CODE DESCRIPTION. JPA performs a "jump" to the specified memory address, if the sign of any non-zero subword in A is positive. JPA is an indexable and configurable instruction.

SPECIAL FEATURES. JPA has an extended PK cycle $(PK^{21}$ through $PK^{31})$ and no QK cycle. This is an instruction in which the FK counter is started in the PK cycle, since configuration information is used to determine the fracture and activity of the A register. An AEJ net is used to sample the state of the sign bits in the A register.

DETAILS. $PK^{31\alpha}$ samples the AEJ net. If an AEJ level is present, the output of the X Adder is strobed into P and the content of P is transferred into E_{2,1}. The output of the X Adder is the indexed base address.

Note that P is not changed if an alarm condition exists (AL) unless the AUTO START switch is turned on.

Note also that the change sequence condition is sampled both in $PK^{2l_{+}}$ and PK^{3l} .



THE OUTPUT OF THE X ADDER (XA) EQUALS THE ARITHMETIC SUM OF X; AND Y; i.e. X; + y;

			JUMP ON POSITIVE (IN A)	46 <u>JPA</u>
	24	ح		
	25	م	AEB + QB' + FI° · · · · > PK' + 1 -/ PK	
PK	26	م	L31 PK	
, ,	31	d	AEJ $(\overline{AL} + AUTO-START)$ \Rightarrow $XA \rightarrow P$ PICH seq $(AL + AUTO-START)$ \Rightarrow $AEJ \rightarrow P$ PICH seq $(AL + AUTO-START)$ \Rightarrow $AEJ \rightarrow P$	

OP Class Decoder Lines Up:

PKIR^{def}
PKIR^{ind}
PKIR^{AE}
PKIR^{ja}
PKIR^{dis}

$$AEJ = PKIR^{jpa} \cdot \begin{bmatrix} A_1^o \cdot QKIR^{f3+f4} \cdot \overline{A_1^{fo}} \cdot QKIR^{ext} act_1 \\ + A_2^o \cdot (QKIR^{f_2+f_4} \cdot \overline{A_2^{fo}} + QKIR^{f_2} \cdot \overline{A_1^{fo}}) \cdot QKIR^{ext} act_2 \\ + A_3^o \cdot QKIR^{f_4} \cdot \overline{A_3^{fo}} \cdot QKIR^{ext} act_3 \\ + A_4^o \cdot (\overline{A_4^o} + \overline{QKIR^{f_4}} \cdot \overline{A_1^{fo}}) \cdot QKIR^{f_1+f_3} \cdot \overline{A_2^{fo}} + QKIR^{f_1+f_3} \cdot \overline{A_2^{fo}} + QKIR^{f_1+f_3} \cdot \overline{A_2^{fo}}) \cdot QKIR^{ext} act_1 \end{bmatrix}$$

JUMP ON NEGATIVE A

OP CODE DESCRIPTION. JNA performs a "jump" to the specified memory address, if the sign of $\underline{\text{any}}$ non-zero subword in A is negative. This is an indexable and configurable instruction.


SPECIAL FEATURES. JNA has an extended PK cycle $(PK^{21}$ through $PK^{31})$ and no QK cycle. This is an instruction in which the FK counter is started in the PK cycle, since configuration information is used to determine fracture and activity in the A register. An AEJ net is used to sample the state of the sign bits in the A register.

DETAILS. $PK^{31\alpha}$ samples the AEJ net. If an AEJ level is present, the output of the X Adder is strobed into P and the content of P are transferred into $E_{2,1}$. The output of the X Adder is the indexed base address.

Note that P is not changed if an alarm condition exists (AL) unless the AUTO START switch is turned on.

Note also that the change sequence condition is sampled both in PK^{24} and PK^{31} .

JNA 47



PΚ

24 X

25 0

26 0

31/2

PKIRdef OP Class Decoder Lines Up: PKIRind PKIR^{AE} PKIRja

AEB + QB' + FI° · · · >

AEJ · (AL + AUTO-START) >
PIch seg · · · · · · · >

$$AEJ = PKIR^{jna} \cdot \begin{bmatrix} A_1^{l} \cdot QKIR^{f_3+f_4} \cdot \overline{A_1^{-0}} \cdot QKIR^{ext}act_{l} \\ + A_2^{l} \cdot (QKIR^{f_2+f_4} \cdot \overline{A_2^{-0}} + QKIR^{f_2} \cdot \overline{A_1^{-0}}) \cdot QKIR^{ext}act_{2} \\ + A_3^{l} \cdot QKIR^{f_4} \cdot \overline{A_3^{-0}} \cdot QKIR^{ext}act_{3} \\ + A_4^{l} \cdot (\overline{A_1^{-0}} + \overline{QKIR^{f_4} \cdot \overline{A_3^{-0}}} + QKIR^{f_1+f_3} \cdot \overline{A_2^{-0}} + \overline{QKIR^{f_1} \cdot \overline{A_1^{-0}}}) \\ \cdot QKIR^{ext}act_{1} \end{bmatrix}$$

PKIRdis

XA-j P

LI PI3

EXCHANGE A (WITH MEMORY)

OP CODE DESCRIPTION. EXA "exchanges" the content of the A register with the selected Memory Element register. EXA is a configurable and indexable instruction.

SPECIAL FEATURES. The content of M and E are "exchanged" under permuted activity control.


DETAILS. M is loaded with the operand word and E is loaded with the content of A.

The content of E is then inversely permuted; an interchange of the content of M and E under permuted activity control occurs; and then the content of E is directly permuted. This leaves the inversely configured content of A in M and the configured operand word in E. The sign of the configured operand word is then extended.

The balance of the QK cycle is used to load A with the configured operand word, with its sign extended, and write the configured original content of A in memory.

Note that this instruction essentially performs a LDA and a STA simultaneously.

EXA 54



QK	STEP	MEMORY	н	٤	Ą	OPPRATION
***		ч	m	2	a	
61-11	Θ		4	e		READ
109	3			O		
119	3			a		E SET UP
HB	Ð		+	a-		
134	\$		y lace			CONFIGURATH
130	0			alyce		CORPIGORATA
143	0	je .		7	0	SI6 N
143	8			Ja lycru	0	ExTENSION
117	9			ylack	a lycfse	ULTIMATE PULSE
21-31	0	y lace		y lace	a lycfse	REWRITE

EXA (54)

Г		Т	a_ctast	
	00	4	QIstart	FK, Lo PI,
	01	٨		
			SEE QKM TIMING	
	09	2		
	10	×		E
-		Z		A—'→E
	11	β		E
	12	d		
	17	۷	MPA	$M \xrightarrow{0,1} E$ $E \xrightarrow{0,1} M$
QK .	13	В		LP_E
×r\	14	٧		LO E SE A [2] QK
		В		SE E
	21	۷		$E \xrightarrow{1} A$ $M \xrightarrow{0,1} E$
	22	d		
	23	J		L○ _ EB
			SEE QKM TIMING	
	31	×		

OP Class Decoder Lines Up:

PKIR def

QKIR A

PKIRind PKIR QK

QKIRId

QKIRstore

PKIRAE

QKIRST

INSERT (A IN MEMORY)

OP CODE DESCRIPTION. INS "inserts" (stores) the content of the flip-flops in A, corresponding to those flip-flops in B containing ONES, into the selected Memory Element register. The other memory bits in the selected Memory Element register are left unaffected. The effect of the instruction would be identical to that of a STA in which bits of A were transmitted to memory through a "mask" (or "sieve") corresponding to the ONES of B. INS is a configurable and indexable instruction.


SPECIAL COMMENT. The logical AND of the content of two registers is formed by copying the ZEROS of one register into the second register. The logical OR of the content of two registers is formed by copying the ONES of one register into the second register. The logical AND of two factors is formed by complementing the OR of the complements of the two factors.

DETAILS. The timing and an example of the instruction are illustrated in the figure.

In the example the bits in A₃ corresponding to ONES in B₃ are placed in Y₂. Y₂ is associated with A₃ and B₃ because of the configuration. Whenever there are ZEROS in B₃, the corresponding Y₂ bits are left unaltered. The expression $(\overline{b}_3 \cdot y_2 + b_3 \cdot a_3)$ accomplishes the desired "masking" operation.

First \overline{b}_3 · y_2 is formed in M_2 . Then b_3 · a_3 is formed in E_2 . The logical OR of these two terms is formed by copying the ONES in E_2 into M_2 . M_2 now contains \overline{b}_3 · y_2 · b_3 · a_3 and this is rewritten in the Y_2 quarter of the memory register.

Similarly $(\overline{b}_2 \cdot y_1 + b_2 \cdot a_2)$ is formed and stored in the Y_1 quarter of the memory register.



qk	STEP	MEMORY	И	E	A	ß	OPERATION
-	-	u.	m	e	a	Ь	A Comment of the Comm
-	0			e4 5 62 61	ag a, a, a,		READ
100		And the second	A1 33 32 31	0 0 0 0	$\frac{a_1}{a_1} = \frac{a_1}{a_1} = $	Fal Est Es	
119	1 - 1	- F- 21		54 53 51 51			E Set Up
118	6				╎╎╻╎╌ ┞┤╌┺┤╌		
	(5)		P3.A5 p5.A	b. b. b.			
139	0		130	i i		11:11:1	
133	0			5, 5, 5, 5,			
1							LOGICAL TRANSFERS
		15 1-		54+ a4 1 b3 + a3 b2+ a4 b, +a,	11 11 11 11		LOGICAL TEMASFERS
110	0			D4+04 1 D3 -0631 D2+04 D, +06	11 11 11 11		
		ا میں -		by and by as bytas I by a			
MB	(3)	er v		by and by as bylaz by a	11 1 ! !		
	_			b, a, 1 b, a, b, a, 1 b, a			
184	9	and the same of th		0,00, 1,04,04,03,03,1	"		
10	6			b, a, b, a, b, a, b, a			
194	@		1 13. 95. 22 102 Dieser		4 4 4	4 4 4 4	
યમ	(1)			31 \ 3, 15, y2+b; a, 5, y, +b; a	an as as as	124 23 Dr b	
11-31	(E)	31 ys 5:3. +b. as 5. y +b. a.					REWRITE

145 (55)

		INSERT (A IN M	EMORY)	INS
24	2		LOO_PK	
	-			
;	, ,			
00	d	QIstart	Istart FK, LO PI,	
<u></u>				
01	d			
		SEE QKM TIMING		
	. / 1			
05	2		10 5	
			LO_E	
10	8		LC A	
			LC D	
	a a		B- <u>'</u> →E	and the same of
111	B		P→E	
	.l	SEC OWN THATMS		
		SEE QKM TIMING		
	Z	MPA · · · · · · · · · · · · · · · · · · ·	E O M	
13	ß		PE	
-				
			AE	
	<u>م</u>		118 OK	
14	-	MPALSUP + MPAL° · · · · >	LI MPS	
	B		IC E	
-	+			
18	B		FE	
-	H	MPA · · · · · · · · · · ·	E -1 M	
19	4	MPA	E a,p M	
20	1			
			LC. A	
			IC. B	
51	0		LC B M O,1 PE	
		QKMVFF	LO EB	
SS	d			
23			LO_EB	
٢				
		SEE QKM TIMING		
T	1			
3	12			

(PERMUTE AND) COMPLEMENT (MEMORY)


OP CODE DESCRIPTION. COM permutes the content of the selected Memory Element register and complements the active subwords. Sign extension also occurs in the active subwords. The result of the operation is placed both in E and in the selected Memory Element register. COM is an indexable and configurable instruction.

SPECIAL FEATURES. There are no transfers between M and E or E and M under permuted activity control. E is complemented under activity extension control.

DETAILS. E is cleared. The content of M, previously read out of memory, is then copied into E and a direct permutation pulse is fired off. Sign extension then occurs in the active subwords in E. The final step consists of complementing the active subwords of E.

The result now contained in E is transferred into M and written in the selected Memory Element register.

COM 56



C	COM ILLUSTRATIVE EXAMPLE						(-	>	<u> </u>
٩٢	STEP	MEMORY	M)			E			OPERATION
	-	4	ma ms	141 2	by1 ,	e4	e3	2	€,	1000
62-11	Θ	0	31/3	. 42	Ŋ٠	J	1	1	1	READ
100	②					Ó	0	٥	0	CLEAR E
118	(3)			1		0	0	0	O	
123	a					3	y.	72	7	PERMUTATION
138	6					y	42	ð '	74	
146	6	\ \ .		1	1	32	4.	0	181	Sign
148	Ø			-	1	J.	1 72	1*	1 <u>7</u> 1	Extension
ısΔ	<u>(g)</u>	0	11	1		Az	132	1	-	COMPLEMENT
1603	©	- 101	32 32	10	15			1		LOAD MWITH ET
ત્રાત	(1)	And the second							+	ULTIMATE PULSE
21-31	℗	3 740 91		¦↓		+		1	1	PEWRITE

* ASSUME 41.9 = 1

100 PK

00	d	QIstart	Istart FK, LO PI,
01	d		
		SEE QKM TIMING	
09			
10	ط		LO_E
	٧		113_ QK
11	В		L₱₽ E
	d		M <u>ol</u> ►E
13	В		IP→ E
	×		SE E
14	В		SE E
15	В		C E
16	d	MPA	E <u>□,1</u> → M
17	×		121 QK
			M -0,1 → E
21	۲	QKMVFF	LO_EB
22	d		
23	لم		Lº→EB
		SEE QKM TIMING	
31	 		

OP class Decader Lines Up:

PKIR^{def} PKIR^{ind} PKIR^{QK} QKIR^{Store}

TRANSFER DATA

(BETWEEN MEMORY AND IO BUFFER)

OP CODE DESCRIPTION. TSD transfers data between the specified IO Buffer and the selected Memory Element register. There are six different modes in which data can be transferred. TSD is an indexable and conditionally configurable instruction.

SPECIAL FEATURES. TSD has an extended PK cycle (PK 25 through PK 31). The instruction is also characterized by: (1) TSD waiting state logic in PK $^{23\alpha}$ and PK $^{25\alpha}$; (2) cycle to the left and cycle to the right transfers from E to M; (3) IOCM control levels; (4) splayed data transfers; (5) no sign extension.

DETAILS. The IOCM levels (IOCM OUT, IOCM NORMAL, IOCM LEFT) determine the six kinds of data transfer. IOCM is used only when the IOCM (i.e., IOCM ASSEMBLY) level exists and affects the data transfer between E and M. IOCM (IOCM INT) indicates that the IO unit is running in the forward (reverse) direction. TSD data transfers are not affected when the IOCM level exists. IOCM determines whether data will be transferred from memory to the IO buffer, or vice versa.

NORMAL Data Transfer IN. The configured operand is placed in E without sign extension. The content of the IO Buffer, represented by IOBM, is then jammed into E. The IOBM levels can present either a ONE or ZERO input to a given bit of E, or neither. The content of E is then inversely configured and placed in M. The content of M is then written in memory, and copied into E.

NORMAL Data Transfer OUT. The configured operand is placed in E without sign extension and the IO Buffer is cleared. The content of that part of E which corresponds to the IO Buffer is then copied into the IO Buffer. This is done by the $\frac{DO}{KD}$ TOU pulse which occurs 0.8 microsecond after the E register is set up in order to allow signals on the IO Buffer to stabilize. The content of M is then written in memory, and copied into E.

ASSEMBLY Data Transfer IN (Forward/Reverse). In this case, the IO Buffer data is "assembled" rather than configured. The unconfigured 36 bit operand word is first copied into E. If a six bit IO Buffer is involved, every sixth bit in E is loaded with the content of a buffer bit. By means of six successive TSD's, 36 bits of input data (six lines) can be assembled in a single Memory Element register. During each TSD, the operand is rotated to the left one place if the IO unit is running in the forward direction (IOCM and to the right one place if the IO unit is running in the reverse direction (IOCM ILEFT). This rotation occurs as the word is copied from E into M. The content of M is then written into memory and copied into M.


ASSEMBLY Data Transfer OUT (Forward/Reverse). The unconfigured 36 bit operand word is copied into E, and the IO Buffer is cleared. The content of the bits of E which correspond to the IO Buffer is then transferred to the IO Buffer. The bits selected depend on the IOCM level and the particular IO unit selected. In the case of a six bit IO Buffer, six successive output TSD's will disassemble a 36 bit memory word, so that six successive input TSD's can reassemble it. The content of E is cycled to the left (right) as it is copied back into M if the IOCM (IOCM) level exists. The content of M is then written in memory and at the same time copied into E.

Interlocking. There are several interlocking features that are peculiar to TSD. In addition to the ordinary wait conditions examined in $PK^{22\alpha}$, certain TSD wait conditions are examined. These wait conditions depend on whether the selected IO Buffer is busy or the QK cycle of a previous TSD is going on. If either of these conditions exist, the flag of the current sequence is lowered at PK^{22} . A change of sequence can then occur, or PK can wait in the $PK^{23\alpha}$ waiting state until the flag of the current sequence goes back up again or a change of sequence occurs.

PK also waits in PK $^{25\alpha}$ for the QK cycle of the TSD to proceed past a certain state. The specific state depends on the hold bit of the TSD instruction. The hold bit is represented by the content of PI $_{\rm h}$. If PI $_{\rm h}^{\rm l}$, then PK waits until QK $^{\rm Ol\alpha}$, before jumping from PK $^{25\alpha}$ to PK $^{31\alpha}$. In this case the TSD will be followed by another instruction, i.e., the current PK cycle will be followed by another PK cycle.

If PT_{4}^{0} , then PK waits until $\text{QK}^{20\alpha}$ before jumping from $\text{PK}^{25\alpha}$ to $\text{PK}^{31\alpha}$. In this case the current sequence is dismissed ($\text{PKIR}_{h}^{0} \cdot \text{PKIR}^{\text{DIS} \text{ REQ}}$) and therefore the current PK cycle will be followed by a DSK or CSK cycle. Since either of these cycles would deselect the IO Buffer used by the TSD (by changing KD), PK is forced to wait in $\text{PK}^{25\alpha}$ (thus preventing the DSK or CSK cycle from occurring) until the QK cycle of the current TSD is essentially complete, i.e., until $\text{QK}^{20\alpha}$.

During the QK cycle of a TSD, no IOI clock pulses are allowed to be generated by an overlapping PK or DSK cycle, since these pulses can disturb the selected IO unit during the TSD.



TRANSFER DATA (BETWEEN MEMORY AND IO BUFFER)

	2 2	۵	$\text{bl}_{\circ}^{\xi} \cdot [\text{IOCW}_{BB} + (\delta B_{i} \cdot \delta \text{KIL}_{t^{2q}})] \cdot \cdot \cdot \cdot \cdot \cdot \cdot \rightarrow$	dismiss Flag		
	_			24. PK		
	24	×				
PK	Н	\vdash		PK'+1 -/-> PK		
rn	25	~	QKIR+sq . [(QKoix . PI+) + (QKsox . PI+)] >	[31_ PK		
	_		PKIR + PKIRdis ret + KDoo	Idismiss Flag		
			PIch req	Li_ PI3		
	31	×	PKIR" . PKIRdis req . 55 affreq	L1 - CSK4		
	<u> </u>	Ш-				
			QIstart	<u> star†</u> FK, Lo PI,		
	00	٨				
	01	d	pr	131 PK		
		1	SFE QKM TIMING			
	09	×				
		٨	• *	Lo_ E		
	┢	d,		113 QK		
	u	β		L₹_E		
	H	+		118 OK		
		<u>م</u> _	TOCMhormal	IIB QK M CP E		
	13	_	IOCM pormal	M ^{-0.1} →E LP→E		
	L	β				
	Г	T	IOCMin	IOBM → J → E		
QK	18	اح	IOCWarzemphi • WDY · · · · · · · · · · · · · · · · · · ·	LO MATIS		
W/N	ľ	В	IOCM'n · IOCM'normal · · · · · · · · · · · · · · · · ·	L₱↓E		
-	H	++-	IOCMin . IOCM hormal . MPA	E - 0,1 → M		
	lia	ام	IOCMassembly · IOCM left · (MPAL sup + MPAL) · · · ?	E cyl → M		
	د ا		IOCWassempla . IOCWhide . (Wbaram + Wbara) >	E - GF → M E - GF → M		
	T	$\dagger \dagger$		Loo ← IOU		
	20)	PI°	I3L PK		
	\vdash	+		M o.i → E		
	21	d	QKM ^{VFF} · · · · · · · · · · · · · · · · · ·	Lo_ EB		
	22	4		,		
	$\overline{}$	3 04		Lo_EB		
	r		SEE QKM TIMING			
	31	احرا				
	띡	12				

OP Class Decoder Lines Up:

PKIRdef
PKIRind
PKIRdis
PKIRGK
PKIRGK
PKIRdis reg
GKIRstore

IOB KD E = QKIRtsd . EB'

16-6 PK-QK-AK INSTRUCTION CYCLES

16-6.1 INTRODUCTION

These instructions perform operations on data in the Arithmetic Element. They are characterized by the fact that the AK counter controls the pulses which occur in the Arithmetic Element.

In all but one of these instructions an operand is first loaded into D. (In TLY, the operand is loaded into A.) Except for the pulse which transfers the contents of QKIR into AKIR in $QK^{13\alpha}$, and the pulses in $QK^{14\alpha}$ which start the AK counter and sets the "AE predict" (AEP) interlock, the PK-QK execution logic is identical to the LDD (LDA in the case of TLY) PK-QK execution logic. For this reason the timing charts in this section emphasize the events initiated by the AK counter.

Generally the illustrations accompanying the timing charts in this section give specific numerical examples. The state of each register involved in the execution of the instruction is given at each AK time state.

The figure on the next page tabulates the principal logic elements in the Arithmetic Element.

AF CONTROL LEVELS

	AE CONTROL L	EVELS
AVID	OP 4 CLASS INSTRUCTION TABLE	QKIR OP & CLASS INSTRUCTION
ALL.	Ob + CEA22 TW2LKMCLTON LADGE	TABLE ROMAN NUMERAL LOGIC
	AKIRop	QKIRop (a;
CODE UCTION OCSA	L AOP SH SHA SHB CY (Y-AB AB CY-G+B) 2N NOR ADD	I laad A D AK AESK a:
61 CYB	0 0 0 0	• • • • • • • • • • • • • • • • • • •
62 CAB 63 udf •		fz
64 NOA		
66 NAB		
67 ADD	<u> </u>	o o o o o o o o o o o o o o o o o o o
70 SCA 71 SCB		f ₁
72 SAB	0 0 0 0 0	• • • •
73 udf • 74 TLY		a_2
75 DIV 76 MUL	• • •	
77 SUB	• •	• • • a;
00 - 57 • AK.i. •		
		fs /// a; ///
		at /////////
		f ₂
		al ////
		4 3 2 1
		ACTIVE EXTENDED INACTIVE ACTIVITY
		$\begin{array}{llllllllllllllllllllllllllllllllllll$
AEB	= AK*.	$(N_{17} + QKIRextact_4) = AKIR_{cf_7} = 0.4$ $(N_{16} + QKIRextact_5) = AKIR_{cf_6} = 0.3$
AEI A ^e	= AEP' · (QKIR AESK · QKOOZ · QK, s)	$(N_{1.5} + QKIRext act_2) = AKIRcf_5 = Q_2$ $(N_{1.4} + QKIRext act_1) = AKIRcf_4 = Q_1$
4i A!	$=$ $A_{i,g}$ +• $A_{i,l}$ Contains all zeroes $=$ $A_{i,g}$ +• $A_{i,l}$ Contains all ones	e is the second of the control of the control of
FDi	= Di.8 to Di.1 CONTAINS ALL ONES	
LADį	= DLB to DiA CONTAINS ALL ONES	ASK PRESET TABLE
	AF 25 /	CLMSS LEVEL f_1 f_2 $f_3 \cdot (a_4^+ + a_2^1 + a_2^1)$ $f_3 \cdot (a_4^o \cdot a_3^o \cdot a_2^o)$ f_1 AKIRN 135 157 146 170 170
N -j → AKIR NZŒĹ	= AKIRNOR · Z' · AK',2	AKIR ^{2N} 161 135 113 157 170
Pad Øi Pad /i' Pad /z'	=	AE FRACTURE DECODING
QKIR -j• AKIR	= GKIKAK · GK ₁₂ ×	AKIR _{cf9} AKIR _{cf8} FRACTURE O
SADi	= D _{i.7} to D _{i.1} contains all ones (not used)	1 0 f ₃
σį start⇒ AK	$= (A_{i,g}^{\circ} \cdot A_{i,g}^{\circ}) + (A_{i,g}^{\circ} \cdot A_{i,g}^{\circ})$ $= (PKIR^{\circ}PY^{AE} \cdot PK^{26aK}) + (QKIR^{AK} \cdot QK^{14-K})$	1 1 4
AEJ = {PKIRI +	W. [cz. ownertoda)] = [zt. ownertoda. fa] 4 [zt. ownertoda	$(f_1 + f_2)$ + $[A_1^2 \cdot f_1]$ + $[A_2^2 \cdot f_4]$ + $[A_2^2 \cdot f_4]$ + $[A_2^2 \cdot f_4]$ + $[A_1^2 \cdot f_1]$ (QKIR ^{existration})

CYCLE A, B OR AB SCALE A, B OR AB

OP CODE DESCRIPTION. In the Cycle OP codes the subwords in the A (B or AB) register are shifted bitwise to the left or right a number of places determined by the operand. The Cycle OP codes ignore the state of the overflow flip-flops and rotate the entire subwords.

The execution logic for the SCale OP codes is generally similar to that for the CYcle OP codes, except that the shifting is open ended and involves the overflow and sign bits.

SPECIAL FEATURES. The FD level indicates when the required shifting is completed, i.e., when the "count in D is finished". The Z flip-flops are <u>not</u> cleared in CYcle instructions, but are cleared in SCale instructions. These instructions use the Shift Coupling Units.

DETAILS. The clearing and presetting of ASK is an unnecessary operation since ASK levels are not used in the execution logic of either the CYcle or SCale OP codes. However, the ASK count pulses occur each time the subwords are shifted.

CYcle. D is loaded with the operand and the positive operand subwords complemented. The original sign of the subwords is remembered in the Y flip-flops. A shift left occurs if the sign is positive, and a shift right if negative.

The first pulse shifting the content of A and counting in D occurs at $AK^{03\alpha}$. The succeeding shift and count pulses occur in $AK^{04\alpha}$. The shift and count pulses continue until FD indicates that all the subwords are completely shifted.

Note that during these instructions the A and B coupling units connect the left end of the subwords to the right end of the same subwords so that the subwords are simply rotated, left or right, the specified number of places.

 $\underline{\text{SCale}}$. D is loaded with the operand and the positive operand subwords complemented. The logic for these instructions is identical to the logic for the CYcle instructions, with the following exceptions and additions:

The content of the sign digit in each subword is not altered, i.e., information can be shifted out of, but not into the sign digit position. If the shift is to the left, then the digit to the right of the sign digit is not shifted into the sign digit. Similarly, if the shift is to the right, then the right-most digit of the subword is not shifted into the sign digit position.

60

CYA

CYB

CAB 62

> SCA 70

SCB 71

SAB 72 If there is an overflow left from a previous instruction, it is shifted into the subwords during SCA and SAB instructions and the overflow flip-flops in the sign digit position are cleared. If the shift is to the left (Y_i^0) , then the sign digit is complemented before the shifting begins $(AK^{02\alpha})$. If the shift is to the right (Y_i^1) , then the sign digit is complemented at the same time as the first shift and count pulses; this shifts a ONE (a ZERO in negative numbers) into the bit position to the right of the sign bit on the first shift.

				CYF	4		
şζ		AK	Y	ם	7,	A ₁	OPERATION
44	START	600	×	XXXXXXXXX	- 1	000101010	
	F-1+0	012	0	000000000	1	000101010	LOAD D
		020	0	000000011	1	000101010	COMPLEMENT D
		630	٥	11111100	1	000101010	SHIFT A & COUNT IN D
	•						
		041	٥	111111101	1	001010100	FD,
		042	٥	11111110	<u> </u>	010101000	FO SHIFT H &
	1	048	0		1	101010000	FD COUNT IN D
	Ì	Υ		×	•		
		009	0	1111111	1	101010000	
(AYS		ILLI	ISTRATIVE EXA	HP.	LE	
					_	. 4	100000011
	Of	FRA	D C	LOADED IN D F	-20M	MEMORY)	, 000000011
	D	ΙTΑ	(LEFT IN A FI	ROM	PREVIOUS INSTRUCTION	n)000101010
	Óv	er fl	ow	STATE (LEFT IN	2 1	FROM PREVIOUS INST	·) 🗖
	Co	NFI	6 U R	ATION			
					<u></u>		
	Des	SIVA	T1V1	E INFORMATION	4	FOR THE CITED	Example
			Ron	AN NUMERAL	Si	EN QUARTER)	E
			9119	COURTED D		- GONRIEL)	
			J/15.	SCRIPTED ROMAN		_	$I_{i} (= I)$
				(ACTIVE QUARTER	s l	NHICH HAVE	•
				RH FOR SIE	N	QUARTED)	
						,	244 (24)
							CYA (60)

				S	CA		4.
QΚ		AK	۲,	, D,	₹,	ā.	OPERATION
142	START	004	X	XXXXXXXXX	1	0000101010	
	E →D	019	٥	00.0000000		000101010	LOAD D
		024	0	00000011	1.	000101010	COMPLEMENT D; COMPLEMENT A
•		634	0	111111100	1.	1100101010	CLEAR Z' SHIFT A & COUNT IN D
	•						
		042	0	11111110	0	101010101	FD, SHIFT A &
		042	0	111111110	0	1110101011	FO. COUNT IN D
		041	0	111111111	0	1101010111	FD,
		000	0	111111	0	1101010111	

SCA ILLUSTRATIVE EXAMPLE

(SAME DATA AND INSTRUCTION SPECIFICATION
AS CYA EXAMPLE ABOVE)

SCA (70)

CYA (60), CYB (61), CAB (62), SCA (70), SCB (71), SAB (72) l∞_PK PK 24 X QIstart D Istart FK, LO PI, 이소 SEE QKM TIMING 09 J 10 Z LO-E 113 QK D-1 → E II B P→E Mont E, Lo AK, III, Li AKo

OKI Refag - AKIRefag

OKIR ext acta - AKIRefag

OKIR ext acta - AKIRefag

OKIROpen - AKIROpen QK 13 B P.E 121 QK LL_AEP LO E SE D Start AK SE E β E — '→ D 21 2 22 & M 0,1 → E 23 2 O EB

OP Class Decoder Lines Up: $\frac{QKIR^{AK}}{QKIR^{D}}$, $\frac{QKIR^{IBAM}}{QKIR^{D}}$, $\frac{QKIR^{IBAM}}{QKIR^{D}}$

CYCLE A · · · CYA 60 CYCLE B · · · CYB 61 CYCLE AB · · · CAB 62
 SCALE
 A
 ·
 ·
 ·
 SCA
 70

 SCALE
 B
 ·
 ·
 SCB
 71

 SCALE
 AB
 ·
 ·
 SAB
 72

			OPERATE (ARITHMETIC ELEMENT: N28 · N27) OPRAE 04
	24	d	
			QB' + AEB · · · · · · ⇒ PK'+1-/PK
			AKO LO_AKII-I , LI_AKO
	25	L	N2.6-2.1 J AKIROP6-1
			N _{1.9-1.4} → → AKIRcf _{n-4}
			(NOTE: AEB = AKO)
PK			131.→ PK
	26	X	LL_AEP
		ŀ	<u>Istart</u> AK
	\vdash	Н	
	31	7	PIch seq PI3
	<u> </u>		

OP Class Decoder Lines Up: PKIRdef, PKIRdis, PKIRAE

00	۵				AK · · · · ⊃ AK'+1→AK
01	d				preset ASK
Г	Г	4TH QUARTER	3RD QUARTER	2ND QUARTER	15T QUARTER
OZ	d	AKIRSH • Y, • IV • • > LS_D_A (AKIRSCA + AKIRSAB) • Z, • Y, • IV > LS_A49	AKIRSH \cdot Y_3° \cdot III \cdot	AKIR ^{5H} · Y ₂ ° · Π · · · · $\supset LC_{\rightarrow}D_{2}$ (AKIR ^{5CA} + AKIR ^{5AB}) · Z_{2}^{1} · Y ₂ ° · Π $\supset LC_{\rightarrow}A_{29}$	AKIRSH Y, I I I I
03	d	(AKCESSA - AKCESSA) . Z Y IZ . Z (AKCESSA - AKCESSA) . Z Y IZ . D . LS . A4.9 AKCESSA . FD Y	$(AKIR^{SCA} + AKIR^{SAB}) \cdot \square \cdot \cdot \cdot > [O_{\bullet} Z_3)$ $(AKIR^{SCA} + AKIR^{SAB}) \cdot Z_3' \cdot Y_4' \cdot \square = [C_{\bullet} A_{3,9})$ $(AKIR^{SCA} + [\overline{FD}_3 \cdot Y_3' \cdot \square]) + (\overline{FD}_4 \cdot Y_4' \cdot \square _3]) = [SML_A S_3]$ $(AKIR^{SCA} + [\overline{FD}_3 \cdot Y_3' \cdot \square]) + (\overline{FD}_4 \cdot Y_4' \cdot \square _3]) = [SML_A S_3]$ $(AKIR^{SCA} + [\overline{FD}_3 \cdot Y_3' \cdot \square]) + (\overline{FD}_4 \cdot Y_4' \cdot \square _3]) = [SML_A S_3]$	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	AKIR SAM . [[FD] . Y' . I)+(FD Y' . II)+(FD Y' . II)]>E
04		AKIRSHA - FD4 - Y4 - Q4 -> 1581_ AA AKIRSHB - FD4 - Y4 - Q4 -> 1581_ B4 AKIRSHA - FD4 - Y4 - Q4 -> 1581_ B4 AKIRSHB - FD4 - Y4 - Q4 -> 1581_ B4	$\begin{array}{lll} \text{ACLR}^{SHA} \cdot \left[\overline{c}\overline{F}_3^{S} \cdot Y_3^{S} \cdot \overline{\mathbf{II}}\right] + \left(\overline{F}\overline{D}_4^{S} \cdot Y_4^{S} \cdot \overline{\mathbf{IV}}\right)\right] > \underbrace{\mathbb{E}^{\mathbf{II}}}_{A_3} \mathbf{A}_{\mathbf{XLR}^{SHA}} \cdot \left[& & & & & & \\ & & & & & & & \\ & & & & $	$\begin{array}{llllllllllllllllllllllllllllllllllll$	AKIR ^{SHB} . ["] > (FD₄, Y¼, IX,) + (FDቈ, Y¼, IX) > (EDቈ, IX) > (EDæ, IX) > (E
		(FD ₄ + <u>元</u>) (LAD ₄ + <u>元</u>)	• (FD ₃ + $\overline{\mathbb{I}}$) • (LAD ₃ + $\overline{\mathbb{I}}$)	• (FD ₂ + 豆) • (LAD ₂ + 豆)	• (FD ₁ + Ī) ⊃ (C_AK _{B-Fe}) ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓

 $LAD_i = D_{i.8-4}$ FD: = D':-8-1

31 2

 $AKIR^{SH} = CYA(\omega) + CYB(\omega) + CAB(\omega) + SCA(70) + SCB(71) + SAB(72)$

 $\begin{array}{lll} AKIR^{SHA} & CYA (66) + CYB (61) + SCA (62) + SAB (72) \\ AKIR^{SHB} & CYB (61) + CAB (62) + SCB (71) + SAB (72) \\ \end{array}$

AKIR OP CLASS LEVELS UP: AKIR $^{\rm SHA}$, AKIR $^{\rm CY}$,

ASK PRESET TABLE

CLASS LEVEL	fı	f2	f3.(a4+a3+a2)	f3.(a4.a3.a2)	f4
AKIRN	135	157	146	170	170
AKIR ^{2N}	161	135	113	157	170

OP CODE DESCRIPTION. The active subwords in A (AB) are shifted to the left until $A_{1.9} \neq A_{1.8}$. The number of shifts required to accomplish this is subtracted from the content of the sign quarters of the operand subwords in D. If an overflow exists in an active subword, the subword is shifted one place to the right, the overflow is shifted into the sign bit, and the sign quarter of the operand subword in D is indexed.

SPECIAL FEATURES. A σ (sigma) level is used to indicate when $A_{i,9} = A_{i,8}$ in the sign quarter. If the data contains all ZEROS or all ONES, ASK prevents the number of shifts from exceeding the register length. These instructions use the Shift Coupling Units.

DETAILS. The case where an overflow has occurred in a previous instruction is shown in one of the accompanying examples. ASK is cleared and preset and D is loaded with the operand.

Since an overflow condition is indicated, the sign bit is complemented and at the same time the content of the data register is shifted to the right. Since a shift to the right occurs, ONE is added to the uncomplemented operand in D. The pulses doing all this are fired off in $AK^{02\alpha}$.

Pulses that complement D and clear the overflow flip-flops occur at $AK^{\mbox{O}\,3\alpha}.$

The σ (sigma) level seen at $AK^{O\downarrow\alpha}$ prevents further shifting from occurring. D is complemented again and AK reset to $AK^{OO\alpha}$ by this logic.

The other example shows the "no overflow" case. In this case the shifting is to the left and all the shifting and counting pulses occur in $AK^{04\alpha}$, after D has been complemented at $AK^{03\alpha}$. When a σ level occurs, the counting is inhibited, D is again complemented and AK is reset to $AK^{00\alpha}$.

If no σ level occurs, i.e., if the number being normalized is positive or negative zero, then ASK will eventually become positive and stop the shifting process.

NOA 64

NAB

			NOA -	Assi	MINE	Over	Low o	ادددا	RRED I	N PRE	2001	INSTRUCTION			
QK		AK	ASK	Y ₁		D,		7,		A.		OPERATION			
1461	STAPT	008	X	Х	XXX	(<u> </u>	1	000	10	1010	CLEAR ASK			
2163	F-D		0000000				000					RESET ASK; LOND D			
	1	029	1111000				0011	1	_			DISHIFT RIGHT & COUNTIND			
	•	087	1111000	0	000	000	5100		110	0010	2101	COMPL D : CLEAR 2			
			1 1 2 2 4									(1515) Lot 16 5			
		040	1111000	0	1 1 1	1 1	1011	0	11:00	010	>10	16月十日, 16,0			
					A A /	5 6 6	<u> </u>		11101	<u>, </u>	<u> </u>				
		000	1111001	0	000	3000	0100	<u> </u>	11,010	, , ,	<u> </u>				
	110	^	Wu = 1 2) A == 1. J:	. .	40.	_						
	NO	H	WHEN E	14	C 021 K	AIIV	ELXA	MPL.	E						
	NOA WHEN Z ILLUSTRATIVE EXAMPLE OPERAND (LOADED IN D FROM MEMORY) , , , , , , , , , , , , , , , , , , ,														
		DA"	TA (LI	EFT	IN A	A Fro	M PRE	V 10L	علاء عد	Teuct 10	v), 100	00101010			
		OVE	EFLOW STATE (LE	F7 11	1 Z F	ROM PR	EVID	S INS	TRUCTI	D(NO	I.			
	(Conf	EIGURATION												
			۲	ل سا	4	, \									
		Deei	VATIVE INFOR	MA.	T 10 N	For	THE	CIT	-cD	Exat	1PLE				
			ROMAN NUM	ERA	L (Sien	QUART	ES)	,		.,,,	···I			
			SUBSCRIPTED (ACTIVE C									I, (=I)			
			ASK PRES												

				N	Ac	-	- 1	Α,	٤٠	UMI	N	ي	ī	10	<u> </u>	0	E 12	FL	ow.	٥	ccu	RR	EĐ	- 1	N	۲۱	5 E /	/10	υs	, 18	STR	OTO
OK		AK			AS	K				Yı						D				7,				Ð	,					OP	e lat	1010
144	START	009	X.	x /	X X	<u> </u>	X	×	χ	X	X	X	X	×	X	(X	X	X	X	.0	Ø	ō	٥	10	17	Ó	-	8	CL	848	ASK	
314	E>0	012	0	0	00	5	0	0	0	0	0	C	0	C	٥	٥	٥	0	0	b	Ø,	0	Q.	1-C		0	1	0	PR	eset	ASK!	Land
		024	ı	ī	1	T	0	0	0	0	0	O	0	¢	0	2	0	1	1	0	Q.	6	0.	477	9	0	1	Ó		-		-
		037	1	ī	١	1	0	0	Ŏ	0	0	C	0	_	0	0	0	1	1	0	10		0	1.7	1	۵	1.	D	<u>_ C</u>	MPL	MEN	<u>r D</u>
						_					,																					
		092	1	1	١	l,	0	0	0	0	1	1	1		<u> </u>	- 1	1	0	D	0	0	6	<u>ර</u>	10	<u> </u>	٥	Ц.	9	6			32€
	1	042	-	ī	ī	ī	0	0	1	0	1	1	- 1	- 1	1	1	. 1	0	1	O	10	0	1	<u>ර</u> _	10	1	0	9	6,	2HI6	hef	ા ખ 🔒
		041	١	I	1	1	٥	T	O	0	1	1	1			1	1	1	0	۵.	0	1	U	1 (> 1	٥	O	0	Z,	ربح	E-4	- 1340
	1	004	li	1	1	ī	0	1	П	0	0	Ċ	0	0	> 0	0	0	0	1		10		٥	1 6) [0	0	0		and and		

NOA WHEN 2,0 ILLUSTRATIVE EXAMPLE

(SAME DATA AND INSTRUCTION SPECIFICATION

AS ABOVE, EXCEPT Z, =0)

	1101011111111111	
PK 24 0	100_PK	

		L	QI start .	· ·		>	Istart FK ,	LO: PI,
0) [٦						
-				SE	E QKM	TIMING		
6	9	d						
Г		۷					Lo_E	
	1	×				-	113 QK DE	
		В					<u>IP̄</u> E	
RK I	3	٨					MONTO E LO AKILII, QKIRcfors G QKIRctfors G QKIRcfors G QKIRcfors G	→AKIRcf ₉₋₈ → AKIRcf ₇₋₄
		В					L₽.E	
	4	٨					L21, QK LO E SE AEP LO D ISTART AK	
		В					IC E	
2	21	٨					ED	
2	2	<u> </u>						
2	23	۷					M 0,1 € 10 EB 131 QK	
1	31	2						

OP Class Decoder Lines Up: QKIRAK, QKIRAESK, QKIROOO, QKIRI QKIRD

OPERATE (ARITHMETIC ELEMENT: $N_{28}^{\circ} \cdot N_{27}^{\prime}$)

OPRAE 04

	24	٨		
PK	25	×	QB ¹ + AEB · · · · · ⊃ AK' ₀ · · · · · · · · · · □ " · · · · · · · · · · □ " · · · · · · · · · □ (NOTE: AEB ~ AK' ₀)	PK'+ PK Lo_AK _{II-1} ,
	26	∡		131 → GK L' → AEP Istarty AK
	31	۷	pŢ ^{ch seq} ⊃	Li_PI3

OP Class Decoder Lines Up: PKIR^{def}, PKIR^{dis}, PKIR^{AE}

Ó	00				Istart → AK · · · > AK+I → AK Istart → AK · · · > Lo → ASK
C	01 0				loreset ASK
	T	4TH QUARTER	3RD QUARTER	2ND QUARTER	1ST QUARTER
AK	D2 =	(Z¹· a¹) · · · ⊃ ISHR A₄ (H)·AKIRMAD. ⊃ ISHR B₄	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$(I_1)+(I_1)+(I_2)+(I_2)$	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
)3 =	\(\text{IV} \cdot \cd	Щ	II	I
c)4 c	(").AKIR LAB	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$+\Pi$: $[A_1^*, A_1^*) + \Pi$ } + $\{ASK_2^*, ASK_4^*\}$ $\{A_2S^*A_{2B}, \Pi_2\} + (A_{4S}^*A_{2B}, M_2)$ · · · $> SM_{+}A_2$ (") + (") · $AKIR^{hab}$ $> SM_{+}D_2$ $\{A_{2S}^*A_{2B}, \Pi$) · · · · · $> T_2^*+1 \rightarrow D_2$ SAME AS 4TH QUARTER	$ \begin{array}{c} & & & & & & & & \\ & & & & & & & & &$

DISTINGUISH A (FROM MEMORY)

OP CODE DESCRIPTION. DSA "partially-adds" the content of the selected Memory Element register to the content of the A register. The partial sum is left in A and the carries are left in C. Logically the OP code is defined as

$$DSA = \begin{cases} A & \bigoplus & Y_{CF} & \longrightarrow & A \\ C & + & A & Y_{CF} & \longrightarrow & C \end{cases}$$

SPECIAL FEATURES. Partial addition is performed by a "pad" pulse. No coupling units are used.

DETAILS. The clearing and presetting of ASK are unnecessary operations, since ASK levels are not used in the instruction. Note that C is not cleared before the partial addition is performed. This results in the "carries" accumulating in C. Thus, in the example the partial sum of $A_{1.2}$ and $D_{1.2}$ produces a carry, but $C_{1.2}$ already contains a ONE, therefore $C_{1.2}$ is not affected. On the other hand, the partial addition of $A_{1.6}$ and $D_{1.6}$ produces a carry which appears in $C_{1.6}$ was previously ZERO.)

Note that this instruction is simply an abbreviated ADD instruction.

See also ADD (67) and SUB (77) discussion.

DSA

	DS A																													
QY		AK				D),									C,									A,)				operation
147	START	009	X	人	又	X	メ	メ	X	X	X	0	1	D	0	0	0	0	1	0	0	0	01	1	0		0	1	0	
219	E -D	019	0	0	0	0	0	0	0	0	0	0		O	0	٥	0	0	1	0	٥.	O	0	1	0		6	1	0	LOAD D
		039	0	0	0	1	O	D	0	١	1	0	1	0	0	0	0	10	1	0	0	0	0	1	O	1/	6	1	0	gvalence
	'	03 2	0	0	0	1	0	0	0	1	1	0	١	0	0	0	0	0	1	0	0	0	0	1	0	1 !	0	1	0	PARTIAL
		β	0	0	0	1	0	O	10	1	1	0	1	0	0	0	01	0	١	0	0	0	0	1	0	1 1	Ŏ	1	٥	ADD ITIOM
		000	0	0	0	1	0	0	0	1	1	O	1	٥	11	٥	٥	0	1	0	Ď	0	0	٥	٥	1	0	0	V	

DSA ILLUSTRATIVE EXAMPLE


DSA (65)

PK 24 2 100 PK

	00	d	QI start	Istart FK, LO.PI.
	01	1		
			SEE QKM TIMIN	G
	09	٨		
	10	d		[o►E
	ш	d		D E
		β		L₹_E
QK	13	d		M ^{0,1} / _{0.7} +E 10 AK ₁₁₋₁ , L1 AK ₀ QKIR ₁₅₋₉ → AKIR ₂₆₋₈ QKIR ₂ AKIR ₂ AKIR ₂ QKIR ₂ AKIR ₂ AKIR ₂
		β		LP_E
	14	۷		LEI_QK LO_E LI_AEP LO_D Stort AK
		В		IC E
	21	۷		E -' →D
	22	۷		
	23	٦		M OI → E IO→EB
	31	۵		

OP Class Decoder Lines U_P : QKIR^{AK}, QKIR^{AESK}, QKIR^{load}, QKIR^{ld} 4 QKIR^P

OPERATE (ARITHMETIC ELEMENT: $N_{28}^{\circ} \cdot N_{27}^{i}$) OPR^{AE} O4



OP Class Decoder Lines Up: PKIRdef, PKIRdis, PKIRAE

	00 4			Istart AK Istart AK		AK" + 1AK
	01 &				7 t	IPreset ASK
4K	02 2					- i
	03					LO_AKH-1 , LL-AK-
		4TH QUARTER	3RD QUARTER	2ND QUARTER	1ST Q	WARTER
	β	a4 · · · · > seed_A4, C4	a; pad A3, C3	a'		ped At , C1

ADD (MEMORY TO A) SUBTRACT (MEMORY FROM A)

OP CODE DESCRIPTION. The content of the selected Memory Element register is ADDed (SUBtracted) from the content of the A register. If an overflow occurs, it is indicated by the Z overflow flip-flops in the sign quarters of A.

SPECIAL FEATURES. Overflow logic is used in controlling the state of the Z flip-flop in the sign quarter(s). The addition (subtraction) is performed by "partial addition" and "carry"logic. These instructions use Carry Coupling Units.

DETAILS. The clearing and presetting of the ASK counter is an unnecessary operation, since ASK levels are not used in the instruction.

The active subwords of C are cleared preliminary to the partial addition operation. (This pulse does not occur during a DSA.)

If a subtraction is involved the active subwords of D are complemented. This is the only pulse where an explicit distinction is made between the ADDition and SUBtraction logic.

The content of A and D are partially added in $AK^{O3\beta}$. The partial sum appears in A and the carries in C. (During a DSA, AK does not progress beyond this state.)

A complete carry is propagated through the active quarters of A. The complete sum appears in A after this operation.

The last step in the logic forces the sign of D to agree with the sign of the original operand as remembered by Y. (The only time they can differ is when a SUBtraction is executed.)

The logic controlling Z is complex and is described in Chapter 14. Note that in both the ADD and SUB examples, Z is cleared and set early in the AK instruction. If no overflow has occurred, Z is cleared by the reset Z logic in the last AK state. In the ADDition example no overflow occurs and Z is cleared. However, in the SUBtraction example an overflow does occur and Z is left set. The logic selects the Z flip-flop associated with the sign quarter in A, i.e., the quarters selected by the Roman numeral levels.

					ADD			
QK		AK	Y,	D _I	C,	Z,	A,	OPERATION
144	START	009	×	XXXXXXXXX	ペスパスメパスス メ	×	0100101010	
214	E-LD	019	٥	01000000000	X X X X X X X X X	X	0 0011011010	LOAD D
		027	٥	000100011	000000000	٥	0,001101010	
	•	24	0	000100011	000000000	0	0,001101010	RETIAL
		03 - B	0	0100100011	00000000)	0100101010	ADDITION
		049						The large of
		054					description of a second	
		060	Ó	000,100,011	0 10 00 11000	1	0001001001	
		07)	°O :	00011001011	00011001010	1	0000001001	
		084	0	01001100011	0001100010		000,001,001	CARRY
		090	0	0001100011	00011001010		0,010011101	MXUP
		OBY	0.	000100011	000,100010	0	0000011101	- To-

ADD ILLUSTRATIVE EXAMPLE

DERIVATIVE INFORMATION FOR THE CITED EXAMPLE

ROMAN NUMERAL (SIGN QUARTER) I

SUBSCRIPTED ROMAN NUMERAL (SUBSCRIPT = ACTIVE QUARTER) I (= I)

WITH RN FOR SIGN QUARTER)

					UB			•
QK		AK	Y,	D,	C,	7,	A,	OPERATION
144	START	004	Χ	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	XXXXXXXXX	X	01001101010	
210	2-L-D	019	0	00000000	(XXXXXXXXX)	Χ	0/00/10/10/0	CLEAR CF Z
		020	0	0,00110010110	00000000	0	0000101010	
1		vs q	0	11110111000	00000000	0	0001101010	PARTIAL
		OBB	0	111 110 11 10 0	000000000		0000101010	HOITIGH
	•	040	//					
		054			 			
		060	0	1110111000	000001000		111 111 0110	2
		674	0	1,11011,100	0001001000		111110110	
		082	0	111 1,01 11100	000/801/000	1	1,111/16/110	
		092	0	11110111100	0000001000		000000111	SIGNE CHERREN
		600	0	000010001	000001000	1	000000111	

SUB ILLUSTRATIVE EXAMPLE

(SAME DATA AND SPECIFICATION AS ADD EXAMPLE ABOVE)

ADD, SUB (67,77)

ADD (MEMORY TO A); SUBTRACT (MEMORY FROM A) PK 24 2

Ø	۵	QIstart	Istart AK, LO-PI,
Οl	¥		
		SEE QKM TIMING	
9	ح ا		
10	d		Lo→E
11	۵		113 QK DE
	В		LF_E
13	٧		M 0,7 + E LO AK,1-1, Li AK,0 QKIRcf3-8 - J - AKIRcf3-8 QKIRcf3-8 - J - AKIRcf7-4 QKIRop6-1 - AKIRop6-1
	В		LP. €
14	d.		IZL GK LO E L' AEP LO D Start AK
	В		LC_E
21	۵		E- <u>'</u> →D
22	2		
	۷		M ^{Q,1} →E Q, EB 31 QK
31	٨	12.74	
_			

OP Class Decoder Lines Up: QKIR^{AK}, QKIR^{AESK}, QKIR^{load}, QKIR^{ld} 4 OP Class Decoder Lines Up: PKIR^{def}, PKIR^{dis}, PKIR^{AE}

OPERATE (ARITHMETIC ELEMENT: $N_{28}^{\circ} \cdot N_{27}^{\prime}$) OPR^{AE} 04

24	٨		
25	۷	QB' + AEB · · · · · · > AK' · · · · · · · · · > " · · · · · · · · · · > " · · · · · · · · · · > (NOTE: AEB = AK°)	PK'+
26	۷		31 → QK L → AEP Istart → AK
31	۵	bIch sed	Li_PI3

α	0	4			Islant AK · · · > AK+ I→AK
	T				Preset ASK
	10	4TH QUARTER	3RD QUARTER	2ND QUARTER	15T QUARTER
			$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	1 · · · · · · · · · · · · · · · · · · ·
oa K	2 0	× AKIR ^{sub} ·a > Lc.D4	$AKIR^{sab} \cdot (III + IV_3) \cdot \cdot > Lc_p D_3$	AKİR ^{sub} (II ₂ +IV ₂)···> LC_D ₂	$AKIR^{Skb} \cdot (I + \overline{M}_1 + \overline{M}_1) \cdot \cdot \cdot > LC_D$
0	3	1V·····> 1ml z,	II ・・・・・・ > 12ad_ 元、	II · · · · · · →	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
		β α	a' · · · · · · > [pad_A3,C3]	a.2	a,
	5 0				
	6 o				
	T	A A + (A + (A + + + + + + + + + + + + +	$(\overline{A}_4^1 \cdot \overline{f}_4^1) + \overline{A}_3^1 + (\overline{A}_2^1 \cdot (f_1 + f_3)) + (\overline{A}_1^1 \cdot f_1^1) \Rightarrow (\underline{CRY} A_3)$	$\left[\left(\overline{A}_{1}^{1}+\overline{A}_{2}^{1}\right)\cdot\left(f_{1}+f_{3}^{2}\right)+\overline{A}_{2}^{1}+\left[\overline{A}_{1}^{1}\cdot\left(f_{1}+f_{2}\right)\right]\right]>\left(c_{1}c_{2}\right)$	$[\![A_1^2+A_2^2]\cdot f_1]+[A_2^2\cdot (f_1+f_2)]+\overline{A_1}]\cdot \Rightarrow [\![CM] A_1]$
05	9 0	\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\		$\begin{array}{cccccccccccccccccccccccccccccccccccc$	AK+1-1+-AK Lº-AK; L'-AK; I···· > \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \

TALLY (ONES IN MEMORY)

OP CODE DESCRIPTION. TLY examines the content of the selected Memory Element register for ONES. The number of ONES appearing in active subwords is added to the content of the corresponding sign quarters of the D register. Except for the effect on D, the final result is as if a LDA instruction were performed.

SPECIAL FEATURES. The operand is loaded into A instead of into D as is normally done in AK type instructions. This instruction uses the Shift Coupling Unit.


DETAILS. ASK determines the number of shifts that will occur in A. The number of shifts equals the length of the subword. ASK is preset to a value determined by the fracture specification of the instruction. In the example, ASK is preset to 170, since an $F_{l_{\downarrow}}$ (9,9,9,9) fracture is specified. For each shift in A, ONE is added to the contents of ASK. The final value of ASK is always 001. Before each shift the state of the sign bit of A is examined. If a ONE is sampled, the corresponding (sign) quarter of the D register is indexed. (D acts as a counter.)

In the example, A_1 contains three (3) ONES. Note that D contains 006 at the end of the instruction and 003 at the beginning of the instruction, i.e., the accumulated count in D is 003.

The subwords in A are rotated, as in a CYcle instruction, so that the content of A at the end of the instruction is exactly the same as after the operand was originally loaded in A.

													7	L	ー イ															
QK		AK			A	Sk	<						۵										Α,					OPERA	ATION	
142	START	004	Х	X	X	X	X	X	X	0	٥	0	0	0	٥	0	١	1	Х	٨	Х	λ	۸	X	Δ			CLEAR		
214	E→A	019	0	٥	6	6	٥	٥	0	0	٥	0	0	٥	0	6	1	1	0	0	٥	0	0	0	0	0	0	PRESET	Askiloai	A c
		027	L	1	1	1	0	0	0	0	0	0	6	6	<u>0</u>	٥	1		0	0	0	1	0	1	0	1	<u>0</u>	TA"	LLY"	
		029	١.	ŧ	1	1	٥	0		0	Ô	0	0	6	0	٥	1	1	0	0	٥	0	1	0	1	<u>0</u>	1			
		039	1	1	7)	0	1	0	0	0	C	O	0	0	0	ı	Ì	0	0	0	0	Ø		٥	1	0	1	THE C	
		020	1	1	1	ī	0	1	1	0	0	0	0	٥	0	1	0	0	0	1	0	0	0	G	1	٥	1	TENTS	OF HA	Na
		024	1	7	ı	١	T	0	0	0	6	0	6	0	0	1	O	0	0	0	1	٥	0	0	٥	١	٥	SAMPL	e Aigl	96
		024	1	1	1	T	١	٥	1	0	0	0	0	0	O	1	6	1	O	1	0	1	0	0	0				COUNT	
		026	1	1	ī	1	١	1	Ø	0	O	0	O	0	В	1	Ď	1	0	0	1	٥	ì	1		0	0	THE	ONES S	AH-
		029	1	1	1)	L	1	ī	0	0	0	0	Ö	0	1	7	0	0)	0	1	0	1	0	0	0	PLED	Qui	
		.024	0	0	0	0	0	٥	0	0	0	0	0	0	0	1	1	0	0	0	1	0	1	O	1	0	0	<u> </u>		
		000	0	0	0	٥	6	Ó	١.	0	0	0	0	0	0	١	1	0	0	0	0	1	0	1	٥	- 1	٥			-

TLY ILLUSTRATIVE EXAMPLE



DERIVATIVE INFORMATION FOR THE CITED EXAMPLE:

ROMAN NUMERAL (SIGN QUARTER)

INFORMATION FOR THE CITED EXAMPLE:

ROMAN NUMERAL (SIGN QUARTER)

ITO

TLY (74)


TALLY (ONES IN MEMORY)

	1	 	
		 100 DK	
PK 24 2		 LOO→ PK	

C	Ø	4	QIstart		• • •	.5	istart FK, LO-PI.
<u>c</u>)[メ					
				SEE (JKM	TIMING	
0	9	٨					
\$0	٥	4					€ E
	,	۷			-		113 QK A-1 → E
	ı	В					EE
ıK j		d					$\begin{array}{l} M \frac{O_{1}}{O_{1}} \vdash E \\ LO \rightarrow AK_{1 -1}, & LL \rightarrow AK_{0} \\ GKIRcf_{+B} \longrightarrow AKIRcf_{9B} \\ GKIRcf_{1} \longrightarrow AKIRcf_{7-4} \\ GKIRop_{G-1} \longrightarrow AKIRop_{G-1} \end{array}$
		В					L₱₽E
	14	L					21_QK LO_E SE_AEP LO_A Start_AK
		β					C E
i	SI	٨					E-¹A
2	22	X					
á	23	۷					M ^{0.1} →E Lo→EB 131→QK
- 1	31	Z					

OP Class Decoder Lines U_P : QKIR^{AK}, QKIR^{AESK}, QKIR^{load}, QKIR^{la} $\stackrel{4}{=}$ QKIR^A

OPERATE (ARITHMETIC ELEMENT: $N_{z,8}^{\circ} \cdot \textit{N}_{z,7}^{i} \,)$ OPR^{AE} O4



OP Class Decoder Lines Up: PKIRdef, PKIRdis, PKIRAE

04	d			<u>lstart</u> ⇔AK Istart		AK' + 1 AK Lo_ASK
o	4					preset ASK
AK	2		ASK; ·	ASK, · ASK, · ASK, · ASK, · ASK, ASK,		ASK'+ 1 ASK AK'+ 1 AK LO AK11+, L1 AK0 LO AEP
4	1	4TH QUARTER	3RD QUARTER	2ND QUARTER	1ST	QUARTER
		$\begin{array}{cccccccccccccccccccccccccccccccccccc$	a_3 · · · · · \Rightarrow $\frac{ SHR_{+} A_3}{\overline{D}_3 + 1 \rightarrow D_3}$	$C_2^1 \cdot \cdot \cdot \Rightarrow \underline{BHR} A_2$ $\underline{II} \cdot A_{29}^1 \cdot \cdot \Rightarrow \underline{D_2^2 + 1} D_2$	a¦ · · ·	· · >

OP CODE DESCRIPTION. DIV divides the content of AB by the content of the selected Memory Element register. The quotient appears in A and the remainder in B. If an overflow occurs the Z flip-flops are set. With the exception of the possible generating of remainders and/or overflows the instruction is the inverse of MULtiply.

SPECIAL FEATURES. The ASK counter is used to count the number of carry (CRY), partial-add (PAD) loop iterations. In this instruction, the Z and Y flip-flops are used in the sign control logic although the Z flip-flop is also used in the DIV overflow control logic. DIV uses the Carry Coupling Units and the Shift Coupling Units.

DETAILS. The configured operand (divisor) is loaded into D at $QK^{21\alpha}$. The QK execution logic is identical to that of a LDD, except for the pulses indicated on the DIV time chart. $QK^{14\alpha}$ starts the AK counter which controls the division logic.

The pulses clearing and presetting the ASK counter occur at $AK^{00\alpha}$ and $AK^{01\alpha}$, respectively. In the example ASK is preset to 170. This value is determined by the length of the longest subword specified by the configuration.

The sign of the dividend is copied into Z and the content of AB is made negative at $AK^{O1\alpha}$. The C register is also cleared as a preliminary to storing the partial carries in the succeeding steps. If A and D have the same sign then the content of D is made negative at $AK^{O2\alpha}$. The first pad pulse is fired off in $AK^{O2\beta}$.

The CRY-PAD loop is now entered. Each time the loop is traversed a count ASK pulse occurs.

Certain characteristics of the CRY-PAD loop should be pointed out. (The carry and partial add logic are fully explained in Chapter 14. An end-around carry does not occur in DIV; instead, the content of the sign bit in D is carried into the right end of the carry circuit of each subword. Note that a complete carry occurs in each traverse of the loop. Before the partial addition occurs, the sign of D is always made the complement of that of A. At the end of each CRY-PAD loop the content of AB is shifted (rotated) one bit to the left in each subword. The bits shifted into the right end of each subword in B generate the quotient. Note that this shift is made after the decision to traverse the CRY-PAD loop again. During the last loop (ASK1 · ASK2 at AK2) the content of B is shifted to the left, but not the content of A. Whether or not the pad pulse is fired off in this last loop is conditioned by the sign of the subwords in A. This last loop generates the correct remainder in A.

On the last traverse of the loop ASK is indexed so that ASK 0 · ASK 1 · ASK is true, and AK jumps to AK $^{10\alpha}$.

DIV 75 ${\rm AK}^{\mbox{l}0\alpha}$ interchanges the content of A and B, placing the quotient in A and the remainder in B.

 $AK^{\mbox{ll}\alpha}$ takes care of the sign and overflow conditions. If the quotient is negative at $AK^{\mbox{ll}\alpha}$, then an overflow occurred during the division process. Note that if an overflow occurs and the dividend <u>is less</u> than twice as large as the divisor, then the overflow can be shifted into A by a SCale or NOrmalize instruction and the correct quotient obtained.

		DIVIDE		LUSTRATIVE EX		_			
	AK	As K	Yı	D,	C,	₹,	A,	8,	OPERATION
START	004	XXXXXXX	×	***	<i>X X X X X X X X X X X X X X</i>	X	0101011100	000001100	DOFFERNA (DIVIDEND) LANGE HE
E→D	014	0,00000	0	000000000	XXXXXXXXX	ļ Š	01010 14600	000,001100	B) FOR PRESENT
	2 2	111 1 1 1 0 0 0	1	0 1 1 0 0 0 0 1 0	A A A A A A A A A A	0	1 4 10 1 0 4 1	1111110011	THE HEAT NEGATIVE
			·						
	069	1111000	i		001000010		110010001		
	078	11111000	+	011000010			110010001		
		1.1.1.1.1.0.1.1	-		0000000000				
	og B	11111001		1001111101			000101011		
	1062	1 0 0 1 1	1	100111101			1001010110	11111001110	
		1 1 1 1 0 0 1	+	1001111101	000101001				
	200	11111010	1		000,000,000	0	10-1,101,000		SHL 2
	18	11111010			00000000		0110101011		
		11 1 10 10	1	0 1 10 0 0 0 10 1 0	0110000010		0000101001		1
		1111011	+	0110001010			100010001		
	12	111 1 1 0 1 1		0110000010	000000000	0	1 1 0 1 0 1 0 1 0 1		
		11111011	-		0000000000		100101011		PAG
		111011	+	011000,010	000000000000000000000000000000000000000				
		1111100		011000010	000000010	6	11 11101001	110011011	
	64 B	1111100	1		0000000000			110011011	
	069	1111100	+	011000010	000,000,000		1001011011		PAD
	039	1 111100		011000010			100101 11001		
	084	1111101		011000010				1001110111	
	09 B	1111101	+		0000000000	, ^	100111101		
	060	11 11 01	+	1001111101		Ö			
	678	111101			100111001		000000110	0011101110	
	084	111110	+	100111101	000000000	0	0000000110	0011101110	CRY
	M B	111 1 1 1 0	+		000000000			011011100	
	069	1111116		100111101	000110000	0	11100011		
	019	111110	1		000110000	_		01101110	
	089	1,11,11	+		000110000		11 00 11 10 00 0	01101110	
	09 B			1001111101	000,000,000	0		110111000	
	661				000 10000		18 10 17 181		
	081	0,000,00	+		000100000		101011101	110111000	
	05 0		1		000000000		110011110		
	18	0000000			0000000000				
		00000000	+		00010001000				SHL DOES NOT OCCUP IN A
		0,000,001	1	011000010	00000000	0	1 1 111 1 111 1 7		CRY ON SIGN OF A.
	4 00	610001001		011000010	00010001000	10		1011110001	SHL 9
	142	0000001	+	011000010				011100011	F-1
		00000001	1		000000000000000000000000000000000000000		 	0 1 1 1 0 0 0 1 1	
		0,000,010			000000000	-		011100011	CRY
	162	0000000		011000010	00000000	6	111111111	10 1 1 1 0 0 0 1 1	And B interchanged.
		0,0000010	Ė	011000010	000000000	0	011100011		Sign and overflow fix u
		0,000,010		100111101	000000000	0	110000111000	1000000000	1 00000

DIVIDE ILLUSTRATIVE EXAMPLE

OPERAND (LOADED IN D FROM MEMORY)

DIVISOR (LEFT IN AB FROM PREVIOUS INSTRUCTION)

FRACTURE

00		QIstart				Istart FK. LO PI,
۱٥	~					
			SEE	OKM	IMIT	NG
09	d					
10	L					LO.E
11	d					D E D E
"	В					L₱₊E
	Т					M o₁ ►E
						LO-AKII-I, LL-AKO
	or					QKIRcfo-8 - AKIRcfo-8
13						QKIRextacta-1 - j - AKIRef7-4
						QKIROPG-1 - AKIROPG-1
	В					LP_E
						lsi → QK
						LAEP
	×					AEP
14						LO_D
• •						start AK
	β					SE E
21	d					E- <u></u> -→D
22	×					
	П					M <u>a,1</u> → E
23	×					LO_EB
						131 QK
31	Z.					

OPERATE (ARITHMETIC ELEMENT: N28 · N27)

OPRAE 04

24	۷		
		QB' + AEB · · · · · · >	PK"+1-+- PK
25	م	AK	LO, AKII-I, LI, AKO
			Nz.6-2.1 - J - AKIR OPG-1
			N1.9-1.4 AKIR cfg.4
\vdash	-	(NOTE: AEB = AKO)	
11			131 014
26	ما		131 PK
20	~		L AEP
			istart AK
31	d	pŢch seq	L_PI,
1 1	1	' -	—— — · —3

OP Class Decoder Lines Up: PKIRdet, PKIRdis, PKIRAE

00	0 0	4			Start AK · · > AK+ → AI
Т	t	4TH QUARTER	3RD QUARTER	2ND QUARTER	1ST QUARTER
01	10	$(A_{4,9}^{\circ} \cdot \Omega_{4}^{\circ}) \cdot \cdot \Rightarrow C_{-}A_{4}, B_{4}$ $\overrightarrow{W} \cdot \cdots \cdot \Rightarrow A_{4,2,9,9}, \overrightarrow{Z}_{4}$ $\Omega_{4}^{\downarrow} \cdot \cdots \cdot \Rightarrow C_{-}C_{4}$		$ \begin{vmatrix} (A_{29}^{\circ}, \Pi_2) + (A_{29}^{\circ}, \Pi_2) & \cdots & > Lc_{-}A_2, B_2 \\ \Pi & \cdots & \cdots & > Lc_{-}A_2 \\ a_2^{\downarrow} & \cdots & \cdots & > Lc_{-}C_2 \end{vmatrix} $	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
02	2		[(a ₃₅ =0 ₄₅)·11]+ [(a ₄₅ =0 ₄₅)·11/3] → Le ₄ D ₃	$[[A_{2}] = D^{2}] \cdot \mathbb{I}^{2}] + [[A_{4}] = D^{4}] \cdot \mathbb{I}^{2}] \Rightarrow \Gamma_{6} \rightarrow D^{5}$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
	E	B a4 · · · · ⊃ LC A4, C4	a; · · · · · · > LC_A3, C3	$a_1^2 \cdot \cdot \cdot \cdot \cdot \cdot \cdot \rightarrow LC_{\rightarrow} A_2, C_2$	a; ٠٠٠٠٠٠٠ اد_A,,
	30			I	
	4 °			<u> </u>	
	5 °				1
0	7 0	× .		1	ĀSK'+I→A
08	8 4	× a1 · · · · ⊃ <u>ker</u> A4, Lo_C4	a' ₃ · · · · > CRY A ₃ , 0, C ₃		$\begin{array}{cccccccccccccccccccccccccccccccccccc$
05	9	Q' > ISHL B.	03 · · · · > [SHL B3	$ \begin{array}{c} \\ \\ \\ \\ (ASK_1^1 + ASK_2^0) \cdot \alpha_2^1 \cdot \dots \cdot > \underline{SHL}_A_2 \cdot \\ \alpha_2^1 \cdot \dots \cdot > \underline{LSHL}_A_2 \cdot \\ [A_{25} = D_{29} \cdot \Pi_1] + [(A_{4,3} = D_{49}) \cdot \Pi_2] > \underline{LC}_{\bullet} \cdot \underline{D}_2 $	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
	- 11			$(ASK_1^+ + ASK_0^+) \cdot [A_{29}^+ \cdot II_2) + (A_{49}^+ \cdot III_2)] \Rightarrow [pad] A_2, C_2$	$(ASK_7^1 + ASK_0^0) \cdot [(A_{kg}^0 \cdot I) + (A_{kg}^0 \cdot II_1)] + (A_{kg}^0 \cdot II_1)] \cdot \supseteq [pad A_1, C]$
10	0 0	∠ a4 · · · · > A ₄ = j → B ₄	a_3 · · · · · · A_3	a' ₂ ···· A ₂ +1+ B ₂	a¦ · · · · · · > A, = j → B
		$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			$\begin{array}{c} \bigcirc AK_{+1}, \square AK \rightarrow A\\ (Z_i^0, \mathbb{T})^+(Z_i^0, \mathbb{W}_i)^+(Z_i^0, \mathbb{H}_i) & \cdots & \supset \square AK \rightarrow A\\ (Z_i^0, \mathbb{T})^+(Z_i^0, \mathbb{W}_i)^+(Z_i^0, \mathbb{H}_i) & \cdots & \supset \square AK \rightarrow A\\ (Z_i^0, \mathbb{T})^+(Z_i^0, \mathbb{W}_i)^+(Z_i^0, \mathbb{H}_i) & \cdots & \supset \square AK \rightarrow A\\ (Z_i^0, \mathbb{T})^+(Z_i^0, \mathbb{W}_i)^+(Z_i^0, \mathbb{H}_i) & \cdots & \supset \square AK \rightarrow A\\ (Z_i^0, \mathbb{T})^+(Z_i^0, \mathbb{W}_i)^+(Z_i^0, \mathbb{H}_i) & \cdots & \supset \square AK \rightarrow A\\ (Z_i^0, \mathbb{T})^+(Z_i^0, \mathbb{W}_i)^+(Z_i^0, \mathbb{W}_i)^+(Z_i^0, \mathbb{W}_i) & \cdots & \square AK \rightarrow A\\ (Z_i^0, \mathbb{T})^+(Z_i^0, \mathbb{W}_i)^+(Z_i^0, \mathbb{W}_i)^+(Z_i^0, \mathbb{W}_i) & \cdots & \square AK \rightarrow A\\ (Z_i^0, \mathbb{T})^+(Z_i^0, \mathbb{W}_i)^+(Z_i^0, \mathbb{W}_i)^+(Z_i^0, \mathbb{W}_i)^+(Z_i^0, \mathbb{W}_i) & \cdots & \square AK \rightarrow A\\ (Z_i^0, \mathbb{T})^+(Z_i^0, \mathbb{W}_i)^+(Z_i^0, \mathbb{W}_i)^+(Z_i^0, \mathbb{W}_i)^+(Z_i^0, \mathbb{W}_i) & \cdots & \square AK \rightarrow A\\ (Z_i^0, \mathbb{T})^+(Z_i^0, \mathbb{W}_i)^+(Z_i^0, \mathbb{W}_i$

MULTIPLY

OP CODE DESCRIPTION. MUL multiplies the content of A by the content of the selected Memory Element register. The signed product is left in AB by the instruction.

SPECIAL FEATURES. The ASK counter is used to count the number of multiply-step (MS) partial-add (PAD) loop iterations. In this instruction the Z and Y flip-flops are used in the sign control logic. MUL uses the Carry Coupling Units and the Shift Coupling Units.

DETAILS. The configured operand (multiplicand) is loaded into D at $QK^{21\alpha}$. The QK execution logic is identical to that of a LDD, except for the pulses indicated on the MUL time chart. $QK^{14\alpha}$ starts the AK counter, which controls the multiplication logic.

The pulses clearing and presetting the ASK counter occur in $AK^{00\alpha}$ and $AK^{01\alpha}$, respectively. In the example ASK is preset to 170.

At $AK^{01\alpha}$ Z is cleared in the active sign quarters and the content of A (multiplier) is transferred into B. The C register is also cleared as a preliminary to storing the partial carries in the succeeding steps.

In $AK^{02\alpha}$ the multiplicand in D is made positive. Y_i is used to remember the original sign of the multiplicand. The multiplier in B is also made positive by complementing B. Z_i is used to remember the original sign of the multiplier.

The first partial-add pulse is fired off in $AK^{O2\beta}$. The pad pulses are always conditional on the right-most bit in B being in the ONE state at the time the pulse is fired off. The first ASK count pulse also occurs at this time.

The MS - PAD loop is now entered. ASK records each traverse of this loop. (The multiply step and partial-add logic are fully explained in Chapter 14.) The MS pulse occurs in $AK^{O3\alpha}$ and the PAD pulse in $AK^{O3\beta}$. Note that each MS pulse shifts the content of AB one bit to the right.

When ASK reaches the ZERO state (ASK_7^{O}) AK leaves the loop.

At AK $^{08\alpha}$ a full carry pulse occurs. After this pulse, the magnitude of the product is contained in the AB register. (The right-most bit in B is a duplicate of the sign bits.) If $Z_i \neq Y_i$, i.e., if the sign of the multiplicand and multiplier were not originally the same, AB is complemented, i.e., made negative. The multiplicand is also given its original sign, as remembered by Y_i .

The overflow bits are left cleared.

- Providence Inches Providence Provide		MUL	ILLUSTRATIVE	Ex	XAMPLE				
HK	AK	ASK	Y. D,		C,	7,	· Ai	ß,	SPERATION
140 SMR	019	0000000	X X X X X X X X X X X X X X X X X X X	010	X	X X Ø	100011100	X X X X X X X X X X X X X X X X X X X	(Serves ND (MULTIPLICAND) Looked into B Simultiplies Copies Form Pint B (Simultiplies (S) & Multiplicand (D) Model Positive hymothesis ingua PAD 200 Look Audit D
			1 0 1 1 0 0 0 0 0 1 0 1 0 1 0 0 0 0 0 0				0 0 1 1 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0	1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	MS on Aightmost but in B term at I. MS Doop is left when ASK D. AK'S occurs. MS OFFINE ASK velve is PAD always 0000001 MS Offine PAD pulse is PAD lest os state, suit MS R. Contain Be title
	069 049 069	00000000000000000000000000000000000000	10110000	100	001000000000000000000000000000000000000		0 0 0 1 0 1 0 0 0	0 0 0 0 0 0 1 1 0 0 • • • • • • • • • • • • • • • • • • •	O Full carrys (CRY) proposaled though A O Initial sign of operando rectored. Sign of product
									#A111 /~~\

PK 24 0 LOO_ PK

00	d	QIstart	Start → FK, LO → PI,
01	2		
		SEE QKM TIMING	,
09	L		· · · · · · · · · · · · · · · · · · ·
10	d		Lo•E
1 1	×		LI3 QK
11	В		LĪE
П			M O,1 E
			Lo AK, II-I, L' AK,
	لم		QKIRcfg-8 - j-AKIRcfg-8
13			QKIRext acts-1 - j - AKIRcf7-4
	-		QKIROPE-1 - J - AKIROPE-1
	В		L P E
	-		lsı → QK
			Lo ► E
	4.		L⊥→ AEP
14			Le.D
1			<u>start</u> AK
	В		LC E
21	d:		E-'D
SS			
			M o.1 ►E
23	الم		LO_EB
			IBI - QK
31	7		re
	0	P Class Decoders Lines Up: QKIR ^{AK} , QKIR ^P	QKIR ^{AESK} , QKIR ^{load} , QKIR ^{ld}

OPERATE (ARITHMETIC ELEMENT: Nº Nº 17) OPRAE 04 24 L PK"+1-+-PK QB' + AEB AK, Nac-21 J AKIROPE 25 2 N1.9-1.4 1 - AKIRcfg-4 > (NOTE: AEB = AKE) <u>|31</u> ₽K LL_AEP Istart AK 31 2 PI ch seq · · · · · ⇒ LL_PI3 OP Class Decoder Lines Up: PKIRdef, PKIRdis, PKIRAE

[start AK · · · ⊃ AK+1 → AK 0012 Istart AK . . . > LO_ASK preset ASK · · > 10 Z2 > le= 73 · > LO_Z, · > LO_ Z4 **II** · · · · · · · · $a_{\downarrow} \cdot \cdot \cdot \cdot > A_{\downarrow} \rightarrow B_{\downarrow}$ $a_2^1 \cdot \cdots \rightarrow A_2 \xrightarrow{J} B_2$ $a_3 \cdot \cdot \cdot \cdot > A_3 \rightarrow B_3$ a: · · · · > A - i - B. a. · · · · · · > 10 C4 ا ، ، ، ، ، ، ، ، ، ، ، ، ك اف ر ASK+1-ASK IV · · · · · · · : > [A4.9 sign_ Z4] III · · · · · > [A3-a Sign_ Z3 · > A LA SIEN Z II. Apprion, Z2 I a. · · · · · · ⊃ Lo. A₄ a₃ · · · · · · · ⊃ 10 A₃ a: · · · · · · · · · · · · · · · D_A2 al · · · · · · · · ⊃ Lo. A, (B'4,9 · a'4) · · · · · > LC - B4 $(B_{29} \cdot \Pi_2) + (B_{49} \cdot \Pi_2) \cdot \cdot \cdot > \Box \Box B_2$ (B'_{3.9} · Ⅲ) + (B'_{4.9} · Ⅳ₃) · ⊃ LC B₃ $(B'_{1,9} \cdot I) + (B'_{4,9} \cdot IV_1) + (B'_{2,9} \cdot II_1) > LC B_1$ $(X_1^7 \cdot \Pi^5) + (X_1^4 \cdot \Pi^5) \cdot \cdot \cdot \cdot > \Gamma^{C} \cdot D^5$ $(A_1^2 \cdot \underline{\mathbb{M}}) + (A_1^4 \cdot \underline{\mathbb{M}}^2) \cdot \supset [C^* D^2]$ $(Y_4' \cdot a_4) \cdot \cdot \cdot \cdot \rightarrow LC_{\bullet}D_4$ (X, · I) + (X, · IX) + (X, · II') = [- D' $\alpha_{2}^{1} \cdot \{ [B_{21}^{1} \cdot (f_{3} + f_{4})] + [B_{11}^{1} \cdot (f_{1} + f_{2})] \} \rightarrow [pad] A_{21} C_{21}$ (a! Bin) · · · · > Pad A, C, ASK+ 1-ASK AK'+1-/+AK ASK? · · · · D LO AEP $ASK_7^\circ \cdot \overline{f_4} \cdot \cdot \cdot > LOS_AK$ AK |03| · · · · · > | multistee A4, C4 a3 · · · · · · > | multistee A3, C3 a2 · · · · · · > | multistee A2, C4 · · · · · · > [SHR__B_3 | SHR_B (a' · B'...). · · · · · · > | - d_ A, C, 04 ム 05 × 06 L Q4 · · · · · · · ⊃ [0_C4 > 10_C3 08 < 0. {AI+(AI-f4)+[AI-(F+f3)]+(AI-f) > KRY_C+ $a_i^{l} \cdot \{ \overline{A}_i^{l} + (\overline{A}_k^{l} \cdot f_i) + (\overline{A}_k^{l} \cdot f_i) + [\overline{A}_k^{l} \cdot (f_i + f_k)] \} = [\underline{\alpha} \underline{\alpha} \underline{\alpha} \underline{A}_i]$ a; (A;+(A;+f4)+[A;+(f,+f3]]+(A;+f,)) > LEY A3 a: \(\bar{A_2} + \bar{A_4} \cdot (f_1 + f_3) \right) + \(\bar{A_3} \cdot (f_1 + f_3) \right) + \(\bar{A_1} \cdot (f_1 + f_2) \right) = \(\bar{CRY} \cdot A_2 \cdot \bar{A_2} \cdot (f_1 + f_3) \right) + \(\bar{A_1} \cdot (f_1 + f_2) \right) = \(\bar{CRY} \cdot A_2 \cdot \bar{A_2} \cdot (f_1 + f_3) \right) + \(\bar{A_1} \cdot (f_1 + f_2) \right) = \(\bar{CRY} \cdot A_2 \cdot \bar{A_2} \cdot (f_1 + f_2) \right) = \(\bar{CRY} \cdot A_2 \cdot \bar{A_2} \cdot (f_1 + f_2) \right) = \(\bar{CRY} \cdot A_2 \cdot \bar{A_2} \cdot (f_1 + f_2) \right) = \(\bar{CRY} \cdot A_2 \cdot \bar{A_2} \cdot (f_1 + f_2) \right) = \(\bar{CRY} \cdot A_2 \cdot \bar{A_2} \cdot (f_1 + f_2) \right) = \(\bar{CRY} \cdot A_2 \cdot \bar{A_2} \cdot (f_1 + f_2) \right) = \(\bar{CRY} \cdot A_2 \cdot \bar{A_2} \cdot (f_1 + f_2) \right) = \(\bar{CRY} \cdot A_2 \cdot \bar{A_2} \cdot (f_1 + f_2) \right) = \(\bar{CRY} \cdot A_2 \cdot \bar{A_2} \cdot (f_1 + f_2) \right) = \(\bar{CRY} \cdot A_2 \cdot \bar{A_2} \cdot (f_1 + f_2) \right) = \(\bar{CRY} \cdot A_2 \cdot \bar{A_2} \cdot (f_1 + f_2) \right) = \(\bar{CRY} \cdot A_2 \cdot \bar{A_2} \cdot (f_1 + f_2) \right) = \(\bar{CRY} \cdot A_2 \cdot LO_AK...LI_AK AK+1+AK 09 2 1 1 > 10 Z3 · · · > 10. 74 $\begin{bmatrix} [(Y_1 + Z_1) \cdot I)] + [(Y_2 + Z_2) \cdot ID] + [(Y_2 + Z_2) \cdot II] > & C - A, \\ [& &] + [& &] + [& &] > & C - B_1, \\ \end{bmatrix}$ $(Y_4 \neq Z_4) \cdot Q_4' \cdot \cdot \cdot \cdot > LC_+A_4$ $(") " \cdot \cdot \cdot > LC_+B_4$ $\begin{bmatrix} (\lambda^c \cdot \Pi^c) + (\lambda^d \cdot \Pi^c) & \cdots & \cdots \\ \vdots & \vdots & \vdots & \vdots \\ (\lambda^c \cdot \Pi^c) + (\lambda^d \cdot \Pi^c) & \cdots & \cdots \\ \end{bmatrix}$ (Y' a') = 10, D4 (A,'·I)+(A,'·IX')+(A,'·II') · · > [c*D'